### Features

- Incorporates the ARM7TDMI<sup>™</sup> ARM Thumb Processor Core
  - High-performance 32-bit RISC Architecture
  - High-density 16-bit Instruction Set
  - Leader in MIPS/Watt
  - Embedded ICE (In-circuit Emulation)
- 8K Bytes On-chip SRAM
  - 32-bit Data Bus
  - Single-clock Cycle Access
- Fully-programmable External Bus Interface (EBI)
  - Maximum External Address Space of 64M Bytes
    - Up to 8 Chip Selects
  - Software Programmable 8/16-bit External Databus
- 8-level Priority, Individually Maskable, Vectored Interrupt Controller
- 4 External Interrupts, Including a High-priority Low-latency Interrupt Request
- 32 Programmable I/O Lines
- 3-channel 16-bit Timer/Counter
  - 3 External Clock Inputs
  - 2 Multi-purpose I/O Pins per Channel
- 2 USARTs
  - 2 Dedicated Peripheral Data Controller (PDC) Channels per USART
- Programmable Watchdog Timer
- Advanced Power-saving Features
  - CPU and Peripheral Can Be Deactivated Individually
- Fully Static Operation:
  - 0 Hz to 40 MHz Internal Frequency Range at 3.0V, 85°C
- 1.8V to 3.6V Operating Range
- -40°C to +85°C Temperature Range
- Available in a 100-lead TQFP Package

## Description

The AT91M40800 microcontroller is a member of the Atmel AT91 16/32-bit microcontroller family, which is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications.

The AT91M40800 microcontroller features a direct connection to off-chip memory, including Flash, through the fully-programmable External Bus Interface (EBI). An eight-level priority vectored interrupt controller, in conjunction with the Peripheral Data Controller, significantly improves the real-time performance of the device.

The device is manufactured using Atmel's high-density CMOS technology. By combining the ARM7TDMI processor core with an on-chip high-speed memory and a wide range of peripheral functions on a monolithic chip, the AT91M40800 is a powerful microcontroller that offers a flexible, cost-effective solution to many compute-intensive embedded control applications.



AT91 ARM<sup>®</sup> Thumb<sup>®</sup> Microcontrollers


# AT91M40800 Summary


Rev. 1348DS-ATARM-02/02





## **Pin Configuration**





## **Pin Description**

Table 1. AT91M40800 Pin Description


| Module | Name          | Function                     | Туре   | Active<br>Level | Comments                          |
|--------|---------------|------------------------------|--------|-----------------|-----------------------------------|
|        | A0 - A23      | Address Bus                  | Output | _               | All valid after reset             |
|        | D0 - D15      | Data Bus                     | I/O    | _               |                                   |
|        | NCS0 - NCS3   | Chip Select                  | Output | Low             |                                   |
|        | CS4 - CS7     | Chip Select                  | Output | High            | A23 - A20 after reset             |
|        | NWR0          | Lower Byte 0 Write Signal    | Output | Low             | Used in Byte Write option         |
|        | NWR1          | Upper Byte 1 Write Signal    | Output | Low             | Used in Byte Write option         |
| EBI    | NRD           | Read Signal                  | Output | Low             | Used in Byte Write option         |
|        | NWE           | Write Enable                 | Output | Low             | Used in Byte Select option        |
|        | NOE           | Output Enable                | Output | Low             | Used in Byte Select option        |
|        | NUB           | Upper Byte Select            | Output | Low             | Used in Byte Select option        |
|        | NLB           | Lower Byte Select            | Output | Low             | Used in Byte Select option        |
|        | NWAIT         | Wait Input                   | Input  | Low             |                                   |
|        | BMS           | Boot Mode Select             | Input  | _               | Sampled during reset              |
|        | FIQ           | Fast Interrupt Request       | Input  | _               | PIO-controlled after reset        |
| AIC    | IRQ0 - IRQ2   | External Interrupt Request   | Input  | _               | PIO-controlled after reset        |
|        | TCLK0 - TCLK2 | Timer External Clock         | Input  | _               | PIO-controlled after reset        |
| TC     | TIOA0 - TIOA2 | Multipurpose Timer I/O pin A | I/O    | _               | PIO-controlled after reset        |
|        | TIOB0 - TIOB2 | Multipurpose Timer I/O pin B | I/O    | _               | PIO-controlled after reset        |
|        | SCK0 - SCK1   | External Serial Clock        | I/O    | _               | PIO-controlled after reset        |
| USART  | TXD0 - TXD1   | Transmit Data Output         | Output | _               | PIO-controlled after reset        |
|        | RXD0 - RXD1   | Receive Data Input           | Input  | _               | PIO-controlled after reset        |
| PIO    | P0 - P31      | Parallel IO line             | I/O    | _               |                                   |
| WD     | NWDOVF        | Watchdog Overflow            | Output | Low             | Open-drain                        |
| Cleak  | МСКІ          | Master Clock Input           | Input  | _               | Schmidt trigger                   |
| Clock  | МСКО          | Master Clock Output          | Output | _               |                                   |
| Deast  | NRST          | Hardware Reset Input         | Input  | Low             | Schmidt trigger                   |
| Reset  | NTRI          | Tri-state Mode Select        | Input  | Low             | Sampled during reset              |
|        | TMS           | Test Mode Select             | Input  | _               | Schmidt trigger, internal pull-up |
|        | TDI           | Test Data Input              | Input  | _               | Schmidt trigger, internal pull-up |
| ICE    | TDO           | Test Data Output             | Output | _               |                                   |
|        | тск           | Test Clock                   | Input  | _               | Schmidt trigger, internal pull-up |
| D      | VDD           | Power                        | Power  | _               |                                   |
| Power  | GND           | Ground                       | Ground | _               |                                   |





## **Block Diagram**

Figure 2. AT91M40800



| Architectural<br>Overview | The AT91M40800 microcontroller integrates an ARM7TDMI with Embedded ICE inter-<br>face, memories and peripherals. The architecture consists of two main buses, the<br>Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). Designed for<br>maximum performance and controlled by the memory controller, the ASB interfaces the<br>ARM7TDMI processor with the on-chip 32-bit memories, the External Bus Interface<br>(EBI) and the AMBA <sup>™</sup> Bridge. The AMBA Bridge drives the APB, which is designed for<br>accesses to on-chip peripherals and optimized for low power consumption.<br>The AT91M40800 microcontroller implements the ICE port of the ARM7TDMI processor |
|---------------------------|--|
|                           | on dedicated pins, offering a complete, low cost and easy-to-use debug solution for tar-<br>get debugging.   |
| Memories                  | The AT91M40800 microcontroller embeds up to 8K bytes of internal SRAM. The internal memory is directly connected to the 32-bit data bus and is single-cycle accessible.  |
|                           | The AT91M40800 microcontroller features an External Bus Interface (EBI), which enables connection of external memories and application-specific peripherals. The EBI supports 8- or 16-bit devices and can use two 8-bit devices to emulate a single 16-bit device. The EBI implements the early read protocol, enabling faster memory accesses than standard memory interfaces.   |
| Peripherals               | The AT91M40800 microcontrollers integrate several peripherals, which are classified as system or user peripherals. All on-chip peripherals are 32-bit accessible by the AMBA Bridge, and can be programmed with a minimum number of instructions. The peripheral register set is composed of control, mode, data, status and enable/disable/status registers.  |
|                           | An on-chip Peripheral Data Controller (PDC) transfers data between the on-chip USARTs and on- and off-chip memories address space without processor intervention. Most importantly, the PDC removes the processor interrupt handling overhead, making it possible to transfer up to 64K contiguous bytes without reprogramming the start address, thus increasing the performance of the microcontroller, and reducing the power consumption.  |
| System Peripherals        | The External Bus Interface (EBI) controls the external memory or peripheral devices via<br>an 8- or 16-bit databus and is programmed through the APB. Each chip select line has<br>its own programming register.   |
|                           | The Power-saving (PS) module implements the Idle mode (ARM7TDMI core clock stopped until the next interrupt) and enables the user to adapt the power consumption of the microcontroller to application requirements (independent peripheral clock control).  |
|                           | The Advanced Interrupt Controller (AIC) controls the internal interrupt sources from the internal peripherals and the four external interrupt lines (including the FIQ), to provide an interrupt and/or fast interrupt request to the ARM7TDMI. It integrates an 8-level priority controller and, using the Auto-vectoring feature, reduces the interrupt latency time.  |
|                           | The Parallel Input/Output Controller (PIO) controls up to 32 I/O lines. It enables the user to select specific pins for on-chip peripheral input/output functions, and general-purpose input/output signal pins. The PIO controller can be programmed to detect an interrupt on a signal change from each line.  |
|                           | The Watchdog (WD) can be used to prevent system lock-up if the software becomes trapped in a deadlock.   |
|                           | The Special Function (SF) module integrates the Chip ID, the Reset Status and the Pro-<br>tect registers.  |





### **User Peripherals**

Two USARTs, independently configurable, enable communication at a high baud rate in synchronous or asynchronous mode. The format includes start, stop and parity bits and up to 8 data bits. Each USART also features a Timeout and a Time Guard register, facilitating the use of the two dedicated Peripheral Data Controller (PDC) channels.

The 3-channel, 16-bit Timer Counter (TC) is highly-programmable and supports capture or waveform modes. Each TC channel can be programmed to measure or generate different kinds of waves, and can detect and control two input/output signals. The TC has also three external clock signals.

## **Associated Documentation**

The AT91M40800 is part of the AT91X40 Series microcontrollers, a member of the Atmel AT91 16/32-bit microcontroller family which is based on the ARM7TDMI processor core. Table 2 contains details of associated documentation for further reference.

| Product    | Information   | Document Title                               |
|------------|---|--|
|            | Internal architecture of processor<br>ARM/Thumb instruction sets<br>Embedded in-circuit-emulator        | ARM7TDMI (Thumb) Datasheet                   |
|            | External memory interface mapping<br>Peripheral operations<br>Peripheral user interfaces                | AT91x40 Series Datasheet                     |
| AT91M40800 | DC characteristics<br>Power consumption<br>Thermal and reliability considerations<br>AC characteristics | AT91M40800 Electrical Characteristics        |
|            | Product overview<br>Ordering information<br>Packaging information<br>Soldering profile                  | AT91M40800 Summary Datasheet (this document) |

Table 2. Associated Documentation





### **Product Overview**

| Power Supply                   | The AT91M40800 microcontroller has a unique type of power supply pin – VDD. The VDD pin supplies the I/O pads and the device core. The supported voltage range on $V_{DD}$ is 1.8V to 3.6V.  |
|--------------------------------|--|
| Input/Output<br>Considerations | The AT91M40800 microcontroller I/O pads are 5V-tolerant, enabling them to interface with external 5V devices without any additional components. Thus, the devices accept 5V (3V) on the inputs even if powered at 3V (2V). For further information, refer to the "AT91M40800 Electrical Characteristics" datasheet.                |
|                                | After the reset, the peripheral I/Os are initialized as inputs to provide the user with maxi-<br>mum flexibility. It is recommended that in any application phase, the inputs to the<br>AT91M40800 microcontroller be held at valid logic levels to minimize the power<br>consumption.   |
| Master Clock                   | The AT91M40800 microcontroller has a fully static design and works on the Master Clock (MCK), provided on the MCKI pin from an external source.  |
|                                | The Master Clock is also provided as an output of the device on the pin MCKO, which is multiplexed with a general-purpose I/O line. While NRST is active, MCKO remains low. After the reset, the MCKO is valid and outputs an image of the MCK signal. The PIO controller must be programmed to use this pin as standard I/O line. |
| Reset                          | Reset restores the default states of the user interface registers (defined in the user inter-<br>face of each peripheral), and forces the ARM7TDMI to perform the next instruction fetch<br>from address zero. Except for the program counter the ARM7TDMI registers do not<br>have defined reset states.                          |
| NRST Pin                       | NRST is active low-level input. It is asserted asynchronously, but exit from reset is syn-<br>chronized internally to the MCK. The signal presented on MCKI must be active within<br>the specification for a minimum of 10 clock cycles up to the rising edge of NRST, to<br>ensure correct operation.                             |
|                                | The first processor fetch occurs 80 clock cycles after the rising edge of NRST.  |
| Watchdog Reset                 | The watchdog can be programmed to generate an internal reset. In this case, the reset has the same effect as the NRST pin assertion, but the pins BMS and NTRI are not sampled. Boot Mode and Tri-state Mode are not updated. If the NRST pin is asserted and the watchdog triggers the internal reset, the NRST pin has priority. |
| Emulation Functions            |  |
| Tri-state Mode                 | The AT91M40800 microcontroller provides a Tri-state mode, which is used for debug purposes. This enables the connection of an emulator probe to an application board without having to desolder the device from the target board. In Tri-state mode, all the output pin drivers of the AT91M40800 microcontroller is disabled.     |
|                                | To enter Tri-state mode, the pin NTRI must be held low during the last 10 clock cycles before the rising edge of NRST. For normal operation the pin NTRI must be held high during reset by a resistor of up to 400K Ohm.   |
|                                | NTRI is multiplexed with I/O line P21 and USART1 serial data transmit line TXD1.   |

|                   | is connected t                                 | 232 drivers generally contain internal 400K C<br>to a device not including this pull-up, the use<br>n NTRI while NRST is asserted.  |  |
|-------------------|--|---|--|
| JTAG/ICE Debug    | pins TDI, TD                                   | d Embedded In-circuit Emulation is supporte<br>D, TCK and TMS are dedicated to this deb<br>ost computer via the external ICE interface.   | •  |
|                   | -  | mode, the ARM7TDMI core responds with a controller. This is not fully IEEE1149.1 comp   | •  |
| Memory Controller |  | MI processor address space is 4G bytes. Th<br>2-bit address bus and defines three address   | -  |
|                   | <ul> <li>Internal m</li> </ul>                 | emories in the four lowest megabytes  |  |
|                   | <ul> <li>Middle sp<br/>by the EB</li> </ul>    | ace reserved for the external devices (memo<br>I  | ory or peripherals) controlled                                     |
|                   | Internal pe                                    | eripherals in the four highest megabytes  |  |
|                   | In any of these                                | e address spaces, the ARM7TDMI operates   | in Little-Endian mode only.  |
| Internal Memories | memories are<br>bit) or word (3<br>Thumb or AR | 0800 microcontroller integrates 8K bytes of<br>32 bits wide and single-clock cycle accessib<br>2-bit) accesses are supported and are execu<br>M instructions is supported and internal mer<br>ctions as ARM ones. | le. Byte (8-bit), half-word (16-<br>ted within one cycle. Fetching |
|                   | exception vec bank can be u                    | mapped at address 0x0 (after the remap cor<br>tors between 0x0 and 0x20 to be modified by<br>used for stack allocation (to speed up conte-<br>ram storage for critical algorithms.                                | y the software. The rest of the                                    |
| Boot Mode Select  | ARM7TDMI e                                     | set vector is at address 0x0. After the lexecutes the instruction stored at this ad be mapped in nonvolatile memory after the   | dress. This means that this  |
|                   |  | el on the BMS pin during the last 10 clock cy<br>ects the type of boot memory (see Table 3).  | cles before the rising edge of                                     |
|                   | The pin BMS i<br>any standard                  | s multiplexed with the I/O line P24 that can b<br>PIO line.   | e programmed after reset like                                      |
|                   | Table 3. Boot                                  | Mode Select   |  |
|                   | BMS  | Boot Memory   | 7  |
|                   | 1  | External 8-bit memory on NCS0   | 4  |
|                   |  |   | -  |
|                   | 0  | External 16-bit memory on NCS0  |  |
| Remap Command     | Interrupt, Fas<br>allow these v                | ctors (Reset, Abort, Data Abort, Prefetch A<br>tt Interrupt) are mapped from address 0x0<br>ectors to be redefined dynamically by the   | to address 0x20. In order to software, the AT91M40800              |

Interrupt, Fast Interrupt) are mapped from address 0x0 to address 0x20. In order to allow these vectors to be redefined dynamically by the software, the AT91M40800 microcontroller uses a remap command that enables switching between the boot memory and the internal primary SRAM bank addresses. The remap command is accessible through the EBI User Interface, by writing one in RCB of EBI\_RCR (Remap Control Register). Performing a remap command is mandatory if access to the other external





devices (connected to chip-selects 1 to 7) is required. The remap operation can only be changed back by an internal reset or an NRST assertion.

Abort Control The abort signal providing a Data Abort or a Prefetch Abort exception to the ARM7TDMI is asserted when accessing an undefined address in the EBI address space.

No abort is generated when reading the internal memory or by accessing the internal peripherals, whether the address is defined or not.

External Bus Interface The External Bus Interface handles the accesses between addresses 0x0040 0000 and 0xFFC0 0000. It generates the signals that control access to the external devices, and can be configured from eight 1-Mbyte banks up to four 16-Mbyte banks. It supports byte-, half-word- and word-aligned accesses.

For each of these banks, the user can program:

- Number of wait states
- Number of data float times (wait time after the access is finished to prevent any bus contention in case the device is too long in releasing the bus)
- Data bus-width (8-bit or 16-bit).
- With a 16-bit wide data bus, the user can program the EBI to control one 16-bit device (Byte Access Select mode) or two 8-bit devices in parallel that emulate a 16-bit memory (Byte Write Access mode).

The External Bus Interface features also the Early Read Protocol, configurable for all the devices, that significantly reduces access time requirements on an external device in the case of single-clock cycle access.

| Peripherals                  | The AT91M40800 microcontroller peripherals are connected to the 32-bit wide<br>Advanced Peripheral Bus. Peripheral registers are only word accessible – byte and half-<br>word accesses are not supported. If a byte or a half-word access is attempted, the mem-<br>ory controller automatically masks the lowest address bits and generates an word<br>access.   |
|------------------------------|--|
|                              | Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space).   |
| Peripheral Registers         | The following registers are common to all peripherals:   |
|                              | • Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect.   |
|                              | <ul> <li>Mode Register – read/write register that defines the configuration of the peripheral.<br/>Usually has a value of 0x0 after a reset.</li> </ul>  |
|                              | <ul> <li>Data Registers – read and/or write register that enables the exchange of data<br/>between the processor and the peripheral.</li> </ul>  |
|                              | <ul> <li>Status Register – read only register that returns the status of the peripheral.</li> </ul>  |
|                              | • Enable/Disable/Status Registers are shadow command registers. Writing a one in the Enable Register sets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. |
|                              | Unused bits in the peripheral registers are shown as "-" and must be written at 0 for upward compatibility. These bits read 0.   |
| Peripheral Interrupt Control | The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller.  |
|                              | The interrupt mask is read in the Interrupt Mask Register and is modified with the Inter-<br>rupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or<br>mask) makes it possible to enable or disable peripheral interrupt sources with a non-<br>interruptible single instruction. This eliminates the need for interrupt masking at the AIC<br>or Core level in real-time and multi-tasking systems.   |
| Peripheral Data Controller   | The AT91M40800 microcontroller has a 4-channel PDC dedicated to the two on-chip USARTs. One PDC channel is dedicated to the receiver and one to the transmitter of each USART.   |
|                              | The user interface of a PDC channel is integrated in the memory space of each USART.<br>It contains a 32-bit Address Pointer Register (RPR or TPR) and a 16-bit Transfer<br>Counter Register (RCR or TCR). When the programmed number of transfers are per-<br>formed, a status bit indicating the end of transfer is set in the USART Status Register<br>and an interrupt can be generated.   |





### **System Peripherals**

| PS: Power-saving                      | The Power-saving feature optimizes power consumption, enabling the software to stop<br>the ARM7TDMI clock (idle mode), restarting it when the module receives an interrupt (or<br>reset). It also enables on-chip peripheral clocks to be enabled and disabled individually,<br>matching power consumption and application need.  |
|---------------------------------------|---|
| AIC: Advanced Interrupt<br>Controller | <ul> <li>The Advanced Interrupt Controller has an 8-level priority, individually maskable, vectored interrupt controller, and drives the NIRQ and NFIQ pins of the ARM7TDMI from:</li> <li>The external fast interrupt line (FIQ)</li> <li>The three external interrupt request lines (IRQ0 - IRQ2)</li> <li>The interrupt signals from the on-chip peripherals.</li> <li>The AIC is largely programmable offering maximum flexibility, and its vectoring features reduce the real-time overhead in handling interrupts.</li> <li>The AIC also features a spurious vector, which reduces spurious interrupt handling to a minimum, and a protect mode that facilitates the debug capabilities.</li> </ul> |
| PIO: Parallel I/O Controller          | The AT91M40800 microcontroller has 32 programmable I/O lines. Six pins are dedi-<br>cated as general-purpose I/O pins. Other I/O lines are multiplexed with an external<br>signal of a peripheral to optimize the use of available package pins. The PIO controller<br>enables generation of an interrupt on input change and insertion of a simple input glitch<br>filter on any of the PIO pins.  |
| WD: Watchdog                          | The Watchdog is built around a 16-bit counter and is used to prevent system lock-up if<br>the software becomes trapped in a deadlock. It can generate an internal reset or inter-<br>rupt, or assert an active level on the dedicated pin NWDOVF. All programming registers<br>are password-protected to prevent unintentional programming.   |
| SF: Special Function                  | <ul> <li>The AT91M40800 microcontroller provides registers that implement the following special functions.</li> <li>Chip identification</li> <li>RESET status</li> <li>Protect mode</li> </ul>  |

### **User Peripherals**

| USART: Universal<br>Synchronous/     | The AT91M40800 microcontroller provides two identical, full-duplex, universal synchro-<br>nous/asynchronous receiver/transmitters.  |  |  |  |  |  |
|--------------------------------------|---|--|--|--|--|--|
| Asynchronous Receiver<br>Transmitter | Each USART has its own baud rate generator, and two dedicated Peripheral Data Con-<br>troller channels. The data format includes a start bit, up to 8 data bits, an optional<br>programmable parity bit and up to 2 stop bits.  |  |  |  |  |  |
|                                      | The USART also features a Receiver Timeout register, facilitating variable length frame support when it is working with the PDC, and a Time Guard register, used when interfacing with slow remote equipment.   |  |  |  |  |  |
| TC: Timer Counter                    | The AT91M40800 microcontroller features a Timer Counter block that includes three identical 16-bit timer counter channels. Each channel can be independently pro-<br>grammed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation. |  |  |  |  |  |
|                                      | The Timer Counter can be used in Capture or Waveform mode, and all three counter channels can be started simultaneously and chained together.   |  |  |  |  |  |





## **Ordering Information**

### Table 4. Ordering Information

| Ordering Code   | Package  | Operation Range               |
|-----------------|----------|-------------------------------|
| AT91M40800-33AI | TQFP 100 | Industrial<br>(-40°C to 85°C) |

## **Packaging Information**

Figure 3. 100-lead Thin (1.4 mm) Quad Flat Pack Package Drawing






 Table 5.
 Common Dimensions (mm)

| Symbol | Min          | Nom                 | Мах  |  |  |  |
|--------|--------------|---------------------|------|--|--|--|
| с      | 0.09         |                     | 0.2  |  |  |  |
| c1     | 0.09         |                     | 0.16 |  |  |  |
| L      | 0.45         | 0.6                 | 0.75 |  |  |  |
| L1     |              | 1.00 REF            |      |  |  |  |
| R2     | 0.08         |                     | 0.2  |  |  |  |
| R1     | 0.08         |                     |      |  |  |  |
| S      | 0.2          |                     |      |  |  |  |
| q      | 0°           | 3.5°                | 7°   |  |  |  |
| θ1     | 0°           |                     |      |  |  |  |
| θ2     | 11°          | 12°                 | 13°  |  |  |  |
| θ3     | 11°          | 12°                 | 13°  |  |  |  |
| A      |              |                     | 1.6  |  |  |  |
| A1     | 0.05         |                     | 0.15 |  |  |  |
| A2     | 1.35         | 1.4                 | 1.45 |  |  |  |
|        | Tolerances o | f form and position |      |  |  |  |
| aaa    |              | 0.2                 |      |  |  |  |
| bbb    |              | 0.2                 |      |  |  |  |

### Table 6. Lead Count Dimensions (mm)

| Pin   | D/E  | D1/E1 |      | b    |      |      | b1  |      |       |      |      |
|-------|------|-------|------|------|------|------|-----|------|-------|------|------|
| Count | BSC  | BSC   | Min  | Nom  | Max  | Min  | Nom | Max  | e BSC | ccc  | ddd  |
| 100   | 16.0 | 14.0  | 0.17 | 0.22 | 0.27 | 0.17 | 0.2 | 0.23 | 0.50  | 0.10 | 0.06 |

Table 7. Device and 100-lead TQFP Package Maximum Weight

| 707 mg |
|--------|
|--------|

### Soldering Profile

Table 8 gives the recommended soldering profile from J-STD-20.

### Table 8. Soldering Profile

|  | Convection or<br>IR/Convection | VPR                            |
|--|--------------------------------|--------------------------------|
| Average Ramp-up Rate (183°C to Peak)       | 3°C/sec. max.                  | 10°C/sec.                      |
| Preheat Temperature 125°C ±25°C            | 120 sec. max                   |                                |
| Temperature Maintained Above 183°C         | 60 sec. to 150 sec.            |                                |
| Time within 5°C of Actual Peak Temperature | 10 sec. to 20 sec.             | 60 sec.                        |
| Peak Temperature Range                     | 220 +5/-0°C or<br>235 +5/-0°C  | 215 to 219°C or<br>235 +5/-0°C |
| Ramp-down Rate                             | 6°C/sec.                       | 10°C/sec.                      |
| Time 25°C to Peak Temperature              | 6 min. max                     |                                |

Small packages may be subject to higher temperatures if they are reflowed in boards with larger components. In this case, small packages may have to withstand temperatures of up to 235°C, not 220°C (IR reflow).

Recommended package reflow conditions depend on package thickness and volume. See Table 9.

### Table 9. Recommended Package Reflow Conditions

| Parameter     | Temperature |
|---------------|-------------|
| Convection    | 235 +5/-0°C |
| VPR           | 235 +5/-0°C |
| IR/Convection | 235 +5/-0°C |

When certain small thin packages are used on boards without larger packages, these small packages may be classified at 220°C instead of 235°C.

- Notes: 1. The packages are qualified by Atmel by using IR reflow conditions, not convection or VPR.
  - 2. By default, the package level 1 is qualified at 220°C (unless 235°C is stipulated).
  - 3. The body temperature is the most important parameter but other profile parameters such as total exposure time to hot temperature or heating rate may also influence component reliability.

A maximum of three reflow passes is allowed per component.





### **Document Details**

| Title                            | AT91M40800 Summary                             |  |
|----------------------------------|--|--|
| Literature Number                | 1348S  |  |
| <b>Revision History</b>          |  |  |
| Version A                        | Publication Date: Dec-99                       |  |
| Version B                        | Publication Date: Apr-00                       |  |
| Version C                        | Publication Date: May-00                       |  |
| Version D                        | Publication Date: 21-Jan-02                    |  |
| Revisions Since Previous Version |  |  |
| All pages.                       | Reformatted.                                   |  |
| Page: 9                          | Added information to section Internal Memories |  |
| Page: 14                         | Change in Table 4                              |  |
| Page: 16                         | Added Table 7, Package Weight                  |  |
| Page: 17                         | Added section Soldering Profile                |  |



### **Atmel Headquarters**

**Corporate Headquarters** 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

### **Atmel Operations**

Memory Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

*Microcontrollers* Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

**RF**/Automotive Atmel Heilbronn Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Chevenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com



© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL<sup>®</sup> is the registered trademark of Atmel.

ARM<sup>®</sup>, Thumb<sup>®</sup> and ARM Powered<sup>®</sup> are the registered trademarks of ARM Ltd.; ARM7TDMI<sup>™</sup> is the trademark of ARM Ltd. Other terms and product names may be the trademarks of others.

