# DR80390 8-bit RISC Microcontroller 

Instructions set details<br>ver 3.10

## Contents

1. Overview ..... 7
1.1. Document structure. ..... 7
2. Instructions set brief ..... 7
2.1. Instruction set notes ..... 7
2.2. Instruction set brief - functional order ..... 8
2.2.1. Arithmetic operations ..... 8
2.2.2. Logic operations ..... 9
2.2.3. Boolean manipulation ..... 9
2.2.4. Data transfers ..... 10
2.2.5. Program branches ..... 11
2.3. Instruction set brief - hexadecimal order ..... 12
3. Instructions set details ..... 15
3.1. ACALL* ..... 15
3.1.1. LARGE ..... 15
3.1.2. FLAT ..... 16
3.2. ADD ..... 17
3.2.1. ADD A, Rn ..... 17
3.2.2. ADD A, direct ..... 17
3.2.3. ADD A, @Ri ..... 18
3.2.4. ADD A, \#data ..... 18
3.3. ADDC ..... 19
3.3.1. ADDC A, Rn ..... 19
3.3.2. ADDC A, direct ..... 19
3.3.3. ADDC A, @Ri ..... 20
3.3.4. ADDC A, \#data ..... 20
3.4. AJMP * ..... 21
3.4.1. LARGE ..... 21
3.4.2. FLAT ..... 22
3.5. ANL ..... 23
3.5.1. ANL A, Rn ..... 23
3.5.2. ANL A, direct ..... 23
3.5.3. ANL A, @Ri ..... 24
3.5.4. ANL A, \#data ..... 24
3.5.5. ANL direct, A ..... 24
3.5.6. ANL direct, \#data ..... 24
3.5.7. ANL C, bit ..... 25
3.5.8. ANL C, /bit ..... 25
3.6. CJNE ..... 26
3.6.1. CJNE A, direct, rel ..... 26
3.6.2. CJNE A, \#data, rel ..... 27
3.6.3. CJNE RN, \#data, rel ..... 27
3.6.4. CJNE @Ri, \#data, rel ..... 28
3.7. CLR ..... 29
3.7.1. CLR A ..... 29
3.7.2. CLR bit ..... 29
3.7.3. CLR C ..... 30
3.8. CPL ..... 31
3.8.1. CPL A ..... 31
3.8.2. CPL bit ..... 31
DR80390 Instructions set details ..... 3 -
3.8.3. CPL C ..... 32
3.9. DA ..... 33
3.10. DEC ..... 34
3.10.1. DEC A ..... 34
3.10.2. DEC Rn ..... 34
3.10.3. DEC direct ..... 35
3.10.4. DEC @Ri ..... 35
3.11. DIV ..... 36
3.12. DJNZ ..... 37
3.12.1. DJNZ Rn, rel ..... 37
3.12.2. DJNZ direct, rel ..... 38
3.13. INC ..... 39
3.13.1. INC A ..... 39
3.13.2. INC Rn ..... 39
3.13.3. INC direct ..... 40
3.13.4. INC @Ri ..... 40
3.13.5. INC DPTR* ..... 40
3.14. JB ..... 41
3.15. JBC ..... 42
3.16. JC ..... 43
3.17. JMP* ..... 44
3.18. JNB ..... 45
3.19. JNC ..... 46
3.20. JNZ ..... 47
3.21. JZ ..... 48
3.22. LCALL * ..... 49
3.22.1. LARGE ..... 49
3.22.2. FLAT ..... 50
3.23. LJMP * ..... 51
3.23.1. LARGE ..... 51
3.23.2. FLAT ..... 51
3.24. MOV ..... 52
3.24.1. MOV A, Rn ..... 52
3.24.2. MOV A, direct ..... 52
3.24.3. MOV A, @Ri ..... 53
3.24.4. MOV A, \#data ..... 53
3.24.5. MOV Rn, A ..... 53
3.24.6. MOV Rn, direct ..... 53
3.24.7. MOV Rn, \#data ..... 54
3.24.8. MOV direct, A ..... 54
3.24.9. MOV direct, Rn ..... 54
3.24.10. MOV direct, direct ..... 54
3.24.11. MOV direct, @Ri ..... 55
3.24.12. MOV direct, \#data ..... 55
3.24.13. MOV @Ri, A ..... 55
3.24.14. MOV @Ri, direct ..... 55
3.24.15. MOV @Ri, \#data ..... 56
3.24.16. MOV C, bit ..... 56
3.24.17. MOV bit, C ..... 56
3.24.18. MOV DPTR, \#data16 - LARGE ..... 57
DR80390 Instructions set details ..... 4 -
3.24.19. MOV DPTR, \#data24* - FLAT ..... 57
3.25. MOVC* ..... 58
3.25.1. MOVC A, @A + DPTR ..... 58
3.25.2. MOVC A, @A+PC ..... 58
3.26. MOVX* ..... 59
3.26.1. MOVX A, @Ri ..... 59
3.26.2. MOVX A, @DPTR ..... 59
3.26.3. MOVX @Ri, A ..... 60
3.26.4. MOVX @DPTR, A ..... 60
3.27. MUL ..... 61
3.28. NOP ..... 62
3.29. ORL ..... 63
3.29.1. ORL A, Rn ..... 63
3.29.2. ORL A, direct ..... 63
3.29.3. ORL A, @Ri ..... 64
3.29.4. ORL A, \#data ..... 64
3.29.5. ORL direct, A ..... 64
3.29.6. ORL direct, \#data ..... 64
3.29.7. ORL C, bit ..... 65
3.29.8. ORL C, /bit ..... 65
3.30. POP* ..... 66
3.30.1. LARGE ..... 66
3.30.2. FLAT ..... 66
3.31. PUSH* ..... 67
3.31.1. LARGE ..... 67
3.31.2. FLAT ..... 67
3.32. RET * ..... 68
3.32.1. LARGE ..... 68
3.32.2. FLAT ..... 68
3.33. RETI * ..... 69
3.33.1. LARGE ..... 69
3.33.2. FLAT ..... 70
3.34. RL ..... 71
3.35. RLC ..... 72
3.36. RR ..... 73
3.37. RRC ..... 74
3.38. SETB ..... 75
3.38.1. SETBC ..... 75
3.38.2. SETB bit ..... 75
3.39. SJMP ..... 76
3.40. SUBB ..... 77
3.40.1. SUBB A, Rn ..... 77
3.40.2. SUBB A, direct ..... 77
3.40.3. SUBB A, @Ri ..... 78
3.40.4. SUBB A, \#data ..... 78
3.41. SWAP ..... 79
3.42. XCH ..... 80
3.42.1. XCH A, Rn ..... 80
3.42.2. XCH A, direct80
DR80390 Instructions set details ..... - 5 -
3.42.3. XCH A, @Ri ..... 80
3.43. XCHD ..... 81
3.44. XRL ..... 82
3.44.1. XRL A, Rn ..... 82
3.44.2. XRL A, direct ..... 82
3.44.3. XRL A, @ Ri ..... 83
3.44.4. XRL A, \#data ..... 83
3.44.5. XRL direct, A ..... 83
3.44.6. XRL direct, \#data ..... 83
4. Contacts ..... 84

## Tables

Table 1. Notes on data addressing modes ..... 7
Table 2. Notes on program addressing modes ..... 7
Table 3. Arithmetic operations ..... 8
Table 4. Logic operations ..... 9
Table 5. Boolean manipulation ..... 9
Table 6. Data transfer ..... 10
Table 7. Program branches ..... 11
Table 8. Instruction set brief in hexadecimal order ..... 14

## 1. Overview

### 1.1. Document structure.

Document contains brief description of DR80390 instructions. This manual is intended for design engineers who are planning to use the DR80390 HDL core in conjunction with software assembler, compiler and debugger tools.

## 2. INSTRUCTIONS SET BRIEF

Some instruction opcodes of DR80390 are different in FLAT and LARGE modes. The details are described in this chapter.

### 2.1. INSTRUCTION SET NOTES

The DR80390 has five different addressing modes: immediate, direct, register, indirect and relative. In the immediate addressing mode the data is contained in the opcode. By direct addressing an eight bit address is a part of the opcode, by register addressing, a register is selected in the opcode for the operation. In the indirect addressing mode, a register is selected in the opcode to point to the address used by the operation. The relative addressing mode is used for jump instructions.
The following tables give a survey about the instruction set cycles of the DR80390 microcontroller core. One cycle is equal to one clock period.
First two tables contain notes for mnemonics used in Instruction set tables. The next tables show instruction hexadecimal codes, number of bytes and machine cycles that each instruction takes to execute.

| Rn | Working register R0-R7 |
| :--- | :--- |
| direct | 128 internal RAM locations, any Special Function Registers |
| @Ri | Indirect internal or external RAM location addressed by register R0 or R1 |
| \#data | 8-bit constant included in instruction |
| \#data16 | 16-bit constant included as bytes 2 and 3 of instruction |
| \#data24 | 24-bit constant included as bytes 2,3 and 4 of instruction |
| bit | 256 software flags, any bit-addressable I/O pin, control or status bit |
| A | Accumulator |

Table 1. Notes on data addressing modes

| addr24 | Destination address for LCALL and LJMP may be anywhere within the 16 MB of <br> program memory address space in FLAT mode. |
| :--- | :--- |
| addr19 | Destination address for ACALL and AJMP will be within the same 512 KB page of <br> program memory as the first byte of the following instruction in FLAT mode |
| addr16 | Destination address for LCALL and LJMP may be anywhere within the 64 kB of <br> program memory address space in LARGE mode. |
| addr11 | Destination address for ACALL and AJMP will be within the same 2 KB page of <br> program memory as the first byte of the following instruction in LARGE mode |
| rel | SJMP and all conditional jumps include an 8-bit offset byte. Range is +127/-128 <br> bytes relative to the first byte of the following instruction |

Table 2. Notes on program addressing modes

### 2.2. INSTRUCTION SET BRIEF - FUNCTIONAL ORDER

### 2.2.1. Arithmetic operations

| Mnemonic |  | Code | Bytes | Cycles |
| :--- | :--- | :---: | :---: | :---: |
| ADD A,Rn | Add register to accumulator | $0 \times 28-0 \times 2 F$ | 1 | 2 |
| ADD A,direct | Add direct byte to accumulator | $0 \times 25$ | 2 | 3 |
| ADD A,@Ri | Add indirect RAM to accumulator | $0 \times 26-0 \times 27$ | 1 | 3 |
| ADD A,\#data | Add immediate data to accumulator | $0 \times 24$ | 2 | 2 |
| ADDC A,Rn | Add register to accumulator with carry flag | $0 \times 38-0 \times 3 F$ | 1 | 2 |
| ADDC A,direct | Add direct byte to A with carry flag | $0 \times 35$ | 2 | 3 |
| ADDC A,@Ri | Add indirect RAM to A with carry flag | $0 \times 36-0 \times 37$ | 1 | 3 |
| ADDC A,\#data | Add immediate data to A with carry flag | $0 \times 34$ | 2 | 2 |
| SUBB A,Rn | Subtract register from A with borrow | $0 \times 98-0 \times 9 F$ | 1 | 2 |
| SUBB A,direct | Subtract direct byte from A with borrow | $0 \times 95$ | 2 | 3 |
| SUBB A,@Ri | Subtract indirect RAM from A with borrow | $0 \times 96-0 \times 97$ | 1 | 3 |
| SUBB A,\#data | Subtract immediate data from A with borrow | $0 \times 94$ | 2 | 2 |
| INC A | Increment accumulator | $0 \times 04$ | 1 | 2 |
| INC Rn | Increment register | $0 \times 08-0 \times 0 F$ | 1 | 3 |
| INC direct | Increment direct byte | $0 \times 05$ | 2 | 4 |
| INC @Ri | Increment indirect RAM | $0 \times 06-0 \times 07$ | 1 | 4 |
| DEC A | Decrement accumulator | $0 \times 14$ | 1 | 2 |
| DEC Rn | Decrement register | $0 \times 18-0 \times 1 F$ | 1 | 3 |
| DEC direct | Decrement direct byte | $0 \times 15$ | 1 | 4 |
| DEC @Ri | Decrement indirect RAM | $0 \times 16-0 \times 17$ | 2 | 4 |
| INC DPTR | Increment data pointer | $0 \times A 3$ | 1 | 1 |
| MUL A,B | Multiply A and B | $\mathbf{0 x A 4}$ | $\mathbf{1}$ | $\mathbf{4}$ |
| DIV A,B | Divide A by B | $\mathbf{0 x 8 4}$ | $\mathbf{1}$ | $\mathbf{5}$ |
| DA A | Decimal adjust accumulator | $0 \times D 4$ | 1 | 4 |

Table 3. Arithmetic operations
http://www.DigitalCoreDesign.com http://www.dcd.pl

### 2.2.2. LOGIC OPERATIONS

| Mnemonic |  | Code | Bytes | Cycles |
| :--- | :--- | :---: | :---: | :---: |
| ANL A,Rn | AND register to accumulator | $0 \times 58-0 \times 5 \mathrm{~F}$ | 1 | 2 |
| ANL A,direct | AND direct byte to accumulator | $0 \times 55$ | 2 | 3 |
| ANL A,@Ri | AND indirect RAM to accumulator | $0 \times 56-0 \times 57$ | 1 | 3 |
| ANL A,\#data | AND immediate data to accumulator | $0 \times 54$ | 2 | 2 |
| ANL direct,A | AND accumulator to direct byte | $0 \times 52$ | 2 | 4 |
| ANL direct,\#data | AND immediate data to direct byte | $0 \times 53$ | 3 | 4 |
| ORL A,Rn | OR register to accumulator | $0 \times 48-0 \times 4 \mathrm{~F}$ | 1 | 2 |
| ORL A,direct | OR direct byte to accumulator | $0 \times 45$ | 2 | 3 |
| ORL A,@Ri | OR indirect RAM to accumulator | $0 \times 46-0 \times 47$ | 1 | 3 |
| ORL A,\#data | OR immediate data to accumulator | $0 \times 44$ | 2 | 2 |
| ORL direct,A | OR accumulator to direct byte | $0 \times 42$ | 2 | 4 |
| ORL direct,\#data | OR immediate data to direct byte | $0 \times 43$ | 3 | 4 |
| XRL A,Rn | Exclusive OR register to accumulator | $0 \times 68-0 \times 6 \mathrm{~F}$ | 1 | 2 |
| XRL A,direct | Exclusive OR direct byte to accumulator | $0 \times 65$ | 2 | 3 |
| XRL A,@Ri | Exclusive OR indirect RAM to accumulator | $0 \times 66-0 \times 67$ | 1 | 3 |
| XRL A,\#data | Exclusive OR immediate data to accumulator | $0 \times 64$ | 2 | 2 |
| XRL direct,A | Exclusive OR accumulator to direct byte | $0 \times 62$ | 2 | 4 |
| XRL direct,\#data | Exclusive OR immediate data to direct byte | $0 \times 63$ | 3 | 4 |
| CLR A | Clear accumulator | $0 \times E 4$ | 1 | 1 |
| CPL A | Complement accumulator | $0 \times F 4$ | 1 | 2 |
| RL A | Rotate accumulator left | $0 \times 23$ | 1 | 1 |
| RLC A | Rotate accumulator left through carry | $0 \times 33$ | 1 | 1 |
| RR A | Rotate accumulator right | $0 \times 03$ | 1 | 1 |
| RRC A | Rotate accumulator right through carry | $0 \times 13$ | 1 | 1 |
| SWAP A | Swap nibbles within the accumulator | $0 \times C 4$ | 1 | 1 |

Table 4. Logic operations

### 2.2.3. BOOLEAN MANIPULATION

| Mnemonic | Description | Code | Bytes | Cycles |
| :--- | :--- | :---: | :---: | :---: |
| CLR C | Clear carry flag | $0 \times$ C3 | 1 | 1 |
| CLR bit | Clear direct bit | $0 \times C 2$ | 2 | 4 |
| SETB C | Set carry flag | $0 \times$ D3 | 1 | 1 |
| SETB bit | Set direct bit | $0 \times D 2$ | 2 | 4 |
| CPL C | Complement carry flag | $0 \times B 3$ | 1 | 1 |
| CPL bit | Complement direct bit | $0 \times B 2$ | 2 | 4 |
| ANL C,bit | AND direct bit to carry flag | $0 \times 82$ | 2 | 3 |
| ANL C,/bit | AND complement of direct bit to carry | $0 \times B 0$ | 2 | 3 |
| ORL C,bit | OR direct bit to carry flag | $0 \times 72$ | 2 | 3 |
| ORL C, bit | OR complement of direct bit to carry | $0 \times$ A0 | 2 | 3 |
| MOV Cbit | Move direct bit to carry flag | $0 \times$ A2 | 2 | 3 |
| MOV bit,C | Move carry flag to direct bit | $0 \times 92$ | 2 | 4 |

Table 5. Boolean manipulation

All trademarks mentioned in this document are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl

### 2.2.4. DATA TRANSFERS

| Mnemonic | Description |  | Code | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MOV A,Rn | Move register to accumulator |  | 0xE8-0xEF | 1 | 1 |
| MOV A,direct | Move direct byte to accumulator |  | 0xE5 | 2 | 2 |
| MOV A,@Ri | Move indirect RAM to accumulator |  | 0xE6-0xE7 | 1 | 2 |
| MOV A,\#data | Move immediate data to accumulator |  | 0x74 | 2 | 2 |
| MOV Rn,A | Move accumulator to register |  | 0xF8-0xFF | 1 | 2 |
| MOV Rn,direct | Move direct byte to register |  | 0xA8-0xAF | 2 | 4 |
| MOV Rn,\#data | Move immediate data to register |  | 0x78-0x7F | 2 | 2 |
| MOV direct,A | Move accumulator to direct | SFR byte | 0xF5 | 2 | 2 |
|  |  | RAM byte |  |  | 3 |
| MOV direct, Rn | Move register to direct | SFR byte | 0x88-8F | 2 | 2 |
|  |  | RAM byte |  |  | 3 |
| MOV direct1,direct2 | Move direct byte to direct | SFR byte | 85 | 3 | 3 |
|  |  | RAM byte |  |  | 4 |
| MOV direct,@Ri | Move indirect RAM to direct | SFR byte | 86-87 | 2 | 3 |
|  |  | RAM byte |  |  | 4 |
| MOV direct,\#data | Move immediate data to direct byte |  | 75 | 3 | 3 |
| MOV @Ri,A | Move accumulator to indirect RAM |  | F6-F7 | 1 | 3 |
| MOV @Ri,direct | Move direct byte to indirect RAM |  | A6-A7 | 2 | 3 |
| MOV @Ri,\#data | Move immediate data to indirect RAM |  | 76-77 | 2 | 3 |
| MOV DPTR,\#data24 | Load 24-bit constant into active DPX, DPH and DPL in FLAT mode |  | 90 | 4 | 5* |
| MOV DPTR,\#data16 | Load 16-bit constant into active DPH and DPL in LARGE mode |  |  | 3 | 4 |
| MOVC A,@A+DPTR | Move code byte relative to DPTR to accumulator |  | 93 | 1 | 4 |
| MOVC A,@A+PC | Move code byte relative to PC to accumulator |  | 83 | 1 | 4 |
| MOVX A,@Ri | Move external RAM (8-bit address) to A |  | E2-E3 | 1 | 3** |
| MOVX A,@DPTR | Move external RAM (24-bit address) to A |  | E0 | 1 | 2** |
| MOVX @Ri,A | Move A to external RAM (8-bit address) |  | F2-F3 | 1 | 4** |
| MOVX @DPTR,A | Move A to external RAM (24-bit address) |  | F0 | 1 | 3** |
| PUSH direct | Push direct byte onto stack | LARGE | C0 | 2 | 4 |
|  |  | FLAT |  | 2 | 5 |
| POP direct | Pop direct byte from stack | LARGE | D0 | 2 | 3 |
|  |  | FLAT |  | 2 | 3 |
| XCH A,Rn | Exchange register with accumulator |  | C8-CF | 1 | 3 |
| XCH A, direct | Exchange direct byte with accumulator |  | C5 | 2 | 4 |
| XCH A,@Ri | Exchange indirect RAM with accumulator |  | C6-C7 | 1 | 4 |
| XCHD A,@Ri | Exchange low-order nibble indirect RAM with A |  | D6-D7 | 1 | 4 |

Table 6. Data transfer

* instruction modified regarding to standard 80C51
** MOVX cycles depends on STRETCH bits located in CKCON register
http://www.DigitalCoreDesign.com http://www.dcd.pl


### 2.2.5. Program branches



Table 7. Program branches

* instruction modified regarding to standard 80C51


### 2.3. INSTRUCTION SET BRIEF - HEXADECIMAL ORDER

| Opcode | Mnemonic | Opcode | Mnemonic |
| :---: | :---: | :---: | :---: |
| 00 H | NOP | 30 H | JNB bit,rel |
| 01 H | AJMP addr19/addr11 | 31 H | ACALL addr19/addr11 |
| 02 H | LJMP addr24/ addr16 | 32 H | RETI |
| 03 H | RR A | 33 H | RLC A |
| 04 H | INC A | 34 H | ADDC A,\#data |
| 05 H | INC direct | 35 H | ADDC A, direct |
| 06 H | INC @R0 | 36 H | ADDC A,@R0 |
| 07 H | INC @R1 | 37 H | ADDC A,@R1 |
| 08 H | INC R0 | 38 H | ADDC A,R0 |
| 09 H | INC R1 | 39 H | ADDC A,R1 |
| 0 AH | INC R2 | 3A H | ADDC A,R2 |
| OB H | INC R3 | 3B H | ADDC A,R3 |
| 0 CH | INC R4 | 3 CH | ADDC A,R4 |
| OD H | INC R5 | 3D H | ADDC A,R5 |
| 0E H | INC R6 | 3E H | ADDC A,R6 |
| OF H | INC R7 | 3F H | ADDC A,R7 |
| 10 H | JBC bit,rel | 40 H | JC rel |
| 11 H | ACALL addr19/addr11 | 41 H | AJMP addr19/addr11 |
| 12 H | LCALL addr24/addr16 | 42 H | ORL direct,A |
| 13 H | RRC A | 43 H | ORL direct,\#data |
| 14 H | DEC A | 44 H | ORL A,\#data |
| 15 H | DEC direct | 45 H | ORL A,direct |
| 16 H | DEC @R0 | 46 H | ORL A,@R0 |
| 17 H | DEC @R1 | 47 H | ORL A,@R1 |
| 18 H | DEC R0 | 48 H | ORL A,R0 |
| 19 H | DEC R1 | 49 H | ORL A,R1 |
| 1 AH | DEC R2 | 4A H | ORL A,R2 |
| 1B H | DEC R3 | 4B H | ORL A,R3 |
| 1 CH | DEC R4 | 4 CH | ORL A,R4 |
| 1D H | DEC R5 | 4D H | ORL A,R5 |
| 1E H | DEC R6 | 4E H | ORL A,R6 |
| 1F H | DEC R7 | 4F H | ORL A,R7 |
| 20 H | JB bit.rel | 50 H | JNC rel |
| 21 H | AJMP addr19/addr11 | 51 H | ACALL addr19/addr11 |
| 22 H | RET | 52 H | ANL direct, A |
| 23 H | RL A | 53 H | ANL direct,\#data |
| 24 H | ADD A,\#data | 54 H | ANL A,\#data |
| 25 H | ADD A,direct | 55 H | ANL A, direct |
| 26 H | ADD A,@R0 | 56 H | ANL A,@R0 |
| 27 H | ADD A,@R1 | 57 H | ANL A,@R1 |
| 28 H | ADD A,R0 | 58 H | ANL A,R0 |
| 29 H | ADD A,R1 | 59 H | ANL A,R1 |
| 2 AH | ADD A,R2 | 5 AH | ANL A,R2 |
| 2B H | ADD A,R3 | 5B H | ANL A,R3 |
| 2 CH | ADD A,R4 | 5 CH | ANL A,R4 |
| 2D H | ADD A,R5 | 5D H | ANL A,R5 |
| 2E H | ADD A,R6 | 5E H | ANL A,R6 |
| 2 FH | ADD A,R7 | 5F H | ANL A,R7 |


| Opcode | Mnemonic | Opcode | Mnemonic |
| :---: | :---: | :---: | :---: |
| 60 H | JZ rel | 90 H | MOV DPTR,\#data24 MOV DPTR,\#data16 |
| 61 H | AJMP addr19/addr11 | 91 H | ACALL addr19/addr11 |
| 62 H | XRL direct, A | 92 H | MOV bit,C |
| 63 H | XRL direct,\#data | 93 H | MOVC A,@A+DPTR |
| 64 H | XRL A,\#data | 94 H | SUBB A,\#data |
| 65 H | XRL A,direct | 95 H | SUBB A, direct |
| 66 H | XRL A,@R0 | 96 H | SUBB A,@R0 |
| 67 H | XRL A,@R1 | 97 H | SUBB A,@R1 |
| 68 H | XRL A,R0 | 98 H | SUBB A,R0 |
| 69 H | XRL A,R1 | 99 H | SUBB A,R1 |
| 6 AH | XRL A,R2 | 9A H | SUBB A,R2 |
| 6 BH | XRL A,R3 | 9B H | SUBB A,R3 |
| 6 CH | XRL A,R4 | 9 CH | SUBB A,R4 |
| 6D H | XRL A,R5 | 9D H | SUBB A,R5 |
| 6 EH | XRL A,R6 | 9E H | SUBB A,R6 |
| 6 FH | XRL A,R7 | 9 FH | SUBB A,R7 |
| 70 H | JNZ rel | A0 H | ORL C,bit |
| 71 H | ACALL addr19/addr11 | A1 H | AJMP addr19/addr11 |
| 72 H | ORL C,direct | A2 H | MOV C,bit |
| 73 H | JMP @A+DPTR | A3 H | INC DPTR |
| 74 H | MOV A,\#data | A4 H | MUL AB |
| 75 H | MOV direct,\#data | A5 H | - |
| 76 H | MOV @R0,\#data | A6 H | MOV @R0,direct |
| 77 H | MOV @R1,\#data | A7 H | MOV @R1,direct |
| 78 H | MOV R0.\#data | A8 H | MOV R0,direct |
| 79 H | MOV R1.\#data | A9 H | MOV R1,direct |
| 7A H | MOV R2.\#data | AA H | MOV R2,direct |
| 7B H | MOV R3.\#data | AB H | MOV R3,direct |
| 7 CH | MOV R4.\#data | AC H | MOV R4,direct |
| 7D H | MOV R5.\#data | AD H | MOV R5,direct |
| 7E H | MOV R6.\#data | AE H | MOV R6,direct |
| 7F H | MOV R7.\#data | AF H | MOV R7,direct |
| 80 H | SJMP rel | B0 H | ANL C,bit |
| 81 H | AJMP addr19/addr11 | B1 H | ACALL addr19/addr11 |
| 82 H | ANL C,bit | B2 H | CPL bit |
| 83 H | MOVC A,@A+PC | B3 H | CPL C |
| 84 H | DIV AB | B4 H | CJNE A,\#data,rel |
| 85 H | MOV direct,direct | B5 H | CJNE A,direct,rel |
| 86 H | MOV direct,@R0 | B6 H | CJNE @R0,\#data,rel |
| 87 H | MOV direct,@R1 | B7 H | CJNE @R1,\#data,rel |
| 88 H | MOV direct,R0 | B8 H | CJNE R0,\#data, rel |
| 89 H | MOV direct,R1 | B9 H | CJNE R1,\#data,rel |
| 8A H | MOV direct,R2 | BA H | CJNE R2,\#data,rel |
| 8B H | MOV direct,R3 | BB H | CJNE R3,\#data, rel |
| 8 CH | MOV direct,R4 | BCH | CJNE R4,\#data,rel |
| 8D H | MOV direct,R5 | BD H | CJNE R5,\#data,rel |
| 8E H | MOV direct,R6 | BE H | CJNE R6,\#data, rel |
| 8F H | MOV direct,R7 | BF H | CJNE R7,\#data,rel |


| Opcode | Mnemonic | Opcode | Mnemonic |
| :--- | :--- | :---: | :--- |
| C0 H | PUSH direct | E0 H | MOVX A,@DPTR |
| C1 H | AJMP addr19/addr11 | E1 H | AJMP addr19/addr11 |
| C2 H | CLR bit | E2 H | MOVX A,@R0 |
| C3 H | CLR C | E3 H | MOVX A,@R1 |
| C4 H | SWAP A | E5 H | CLR A |
| C5 H | XCH A, direct | MOV A, direct |  |
| C6 H | XCH A,@R0 | E6 H | MOV A,@R0 |
| C7 H | XCH A,@R1 | E7 H | MOV A,@R1 |
| C8 H | XCH A,R0 | E9 H | MOV A,R0 |
| C9 H | XCH A,R1 | EA H | MOV A,R1 R2 |
| CA H | XCH A,R2 | EB H | MOV A,R3 |
| CB H | XCH A,R3 | EC H | MOV A,R4 |
| CC H | XCH A,R4 | ED H | MOV A,R5 |
| CD H | XCH A,R5 | EE H | MOV A,R6 |
| CE H | XCH A,R6 | EF H | MOV A,R7 |
| CF H | XCH A,R7 | F0 H | MOVX @DPTR,A |
| D0 H | POP direct | F1 H | ACALL addr19/addr11 |
| D1 H | ACALL addr19/addr11 | F2 H | MOVX @R0,A |
| D2 H | SETB bit | F3 H | MOVX @R1,A |
| D3 H | SETB C | F4 H | CPL A |
| D4 H | DA A | F5 H | MOV direct, A |
| D5 H | DJNZ direct, rel | F6 H | MOV @R0,A |
| D6 H | XCHD A,@R0 | F7 H | MOV @R1,A |
| D7 H | XCHD A,@R1 | F8 H | MOV R0,A |
| D8 H | DJNZ R0,rel | F9 H | MOV R1,A |
| D9 H | DJNZ R1,rel | FA H | MOV R2,A |
| DA H | DJNZ R2,rel | FB H | MOV R3,A |
| DB H | DJNZ R3,rel | FC H | MOV R4,A |
| DC H | DJNZ R4,rel | FD H | MOV R5,A |
| DD H | DJNZ R5,rel | FE H | MOV R6,A |
| DE H | DJNZ R6,rel | FF H | MOV R7,A |
| DF H | DJNZ R7,rel | MOR | MO |

Table 8. Instruction set brief in hexadecimal order

## 3. Instructions set details

### 3.1. ACALL *

### 3.1.1. LARGE

## Instruction: ACALL addr11

## Function: Absolute call

Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the stack pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opcode bits $7-5$, the second byte of the instruction. The subroutine called must therefore start within the same 2 K block of program memory as the first byte of the instruction following ACALL. No flags are affected.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+2$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})+1$
$((\mathrm{SP})) \quad \leftarrow(\mathrm{PC} 7-0)$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC} 15-8)$
(PC10-0) $\leftarrow$ page address

| Bytes: | 2 |
| :--- | :--- |
| Cycles: | 6 |

## Encoding:

| a10 | a9 | a8 | 1 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |

### 3.1.2. FLAT

Instruction: ACALL addr19
Function: Absolute call
Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC triple to obtain the address of the following instruction, then pushes the 24-bit result onto the stack (low-order byte first) and increments the stack pointer triple. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opcode bits $7-5$, the second and third byte of the instruction. The subroutine called must therefore start within the same 512 K block of program memory as the first byte of the instruction following ACALL. No flags are affected.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+3$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})+1$
$((\mathrm{SP})) \quad \leftarrow(\mathrm{PC} 7-0)$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC} 15-8)$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})+1$
$((\mathrm{SP})) \quad \leftarrow(\mathrm{PC} 23-16)$
(PC18-0) $\leftarrow$ page address
Bytes: 3
Cycles: 12

## Encoding:

| a18 | a17 | a16 | 1 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a15 | 114 | a13 | a12 | a11 | a10 | a9 | a8 |
| a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |

* instruction modified regarding to standard 80C51


### 3.2. ADD

Instruction: ADD A, <src-byte>
Function: Adds A to the source operand and returns the result to $A$.
Description: ADD adds the byte variable indicated to the accumulator, leaving the result in the accumulator. The carry and auxiliary carry flags are set, respectively, if there is a carry out of bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred. OV is set if there is a carry out of bit 6 but not out of bit 7 , or a carry out of bit 7 but not out of bit 6 ; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands. Four source operand addressing modes are allowed: register, direct, register- indirect, or immediate.

### 3.2.1. ADD A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(A)+(R n)$

Bytes: 1
Cycles: 2

## Encoding:

| 0 | 0 | 1 | 0 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.2.2. ADD A, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow(\mathrm{A})+$ (direct)

Bytes: 2
Cycles: 3

## Encoding:

| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.2.3. ADD A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{Ri}))$
Bytes: 1
Cycles: 3
Encoding:

| 0 | 0 | 1 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.2.4. ADD A, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow(\mathrm{A})+$ \#data

Bytes:
2
Cycles: 2

## Encoding:

| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.3. ADDC

Instruction: ADDC A, < src-byte>
Function: Adds $A$ and the source operand, then adds one (1) if $C Y$ is set, and puts the result in $A$.

Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the accumulator contents, leaving the result in the accumulator. The carry and auxiliary carry flags are set, respectively, if there is a carry out of bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred. OV is set if there is a carry out of bit 6 but not out of bit 7, or a carry out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands. Four source operand-addressing modes are allowed: register= direct, registerindirect, or immediate.

### 3.3.1. ADDC A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(\mathrm{A})+(\mathrm{C})+(\mathrm{Rn})$

Bytes: 1
Cycles: 2

## Encoding:

| 0 | 0 | 1 | 1 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.3.2. ADDC A, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$

$$
\text { (A) } \leftarrow(\mathrm{A})+(\mathrm{C})+(\text { direct })
$$

Bytes: 2
Cycles: 3

## Encoding:

| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.3.3. ADDC A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+((\mathrm{Ri}))$
Bytes: 1
Cycles: 3
Encoding:

| 0 | 0 | 1 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.3.4. ADDC A, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow(\mathrm{A})+(\mathrm{C})+$ \#data

Bytes:
2
Cycles:
2

Encoding:

| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.4. AJMP *

### 3.4.1. LARGE

Instruction: AJMP addr11
Function: Absolute jump
Description: AJMP transfers program execution to the indicated address, which is formed at runtime by concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits $7-5$, the second byte of the instruction. The destination must therefore be within the same 2 K block of program memory as the first byte of the instruction following AJMP.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+2$
(PC10-0) $\leftarrow$ page address
$\begin{array}{ll}\text { Bytes: } & 2 \\ \text { Cycles: } & 3\end{array}$
Encoding:

| a10 | a9 | a8 | 0 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |

### 3.4.2. FLAT

Instruction: AJMP addr19
Function: Absolute jump
Description: AJMP transfers program execution to the indicated address, which is formed at runtime by concatenating the high-order five bits of the PC (after incrementing the PC triple), opcode bits 7-5, the second and the third byte of the instruction. The destination must therefore be within the same 512 K block of program memory as the first byte of the instruction following AJMP.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+3$
(PC18-0) $\leftarrow$ page address
Bytes: 3
Cycles: 4

## Encoding:

| a18 | a17 | a16 | 0 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a15 | a14 | a13 | a12 | a11 | a10 | a9 | a8 |
| a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |

* instruction modified regarding to standard 80C51


### 3.5. ANL

Instruction: ANL <dest-byte>, <src-byte>
Function: Logical AND for byte operands
Description: ANL performs the bit wise logical AND operation between the variables indicated and stores the results in the destination variable. No flags are affected (except $P$, if <dest-byte> $=A$ ). The two operands allow six addressing mode combinations. When the destination is a accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

Note: $\quad$ When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
3.5.1. ANL A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(\mathrm{A})$ and $(\mathrm{Rn})$

Bytes: 1
Cycles:
2

## Encoding:

| 0 | 1 | 0 | 1 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.5.2. ANL A, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow(\mathrm{A})$ and (direct)

Bytes: 2
Cycles: 3

## Encoding:

| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.5.3. ANL A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$

$$
(\mathrm{A}) \leftarrow(\mathrm{A}) \text { and }((\mathrm{Ri}))
$$

Bytes: 1
Cycles: 3
Encoding:

| 0 | 1 | 0 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.5.4. ANL A, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow(\mathrm{A})$ and \#data

Bytes: 2
Cycles: 2
Encoding:

| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.5.5. ANL DIRECT, A

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow$ (direct) and $(\mathrm{A})$
Bytes:
2
Cycles:
4

## Encoding:

| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.5.6. ANL DIRECT, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
(direct) $\leftarrow$ (direct) and \#data
Bytes: 3
Cycles: 4
Encoding:

Instruction:

| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| direct address |  |  |  |  |  |  |  |
| immediate data |  |  |  |  |  |  |  |
| ANL C, <src-bit> |  |  |  |  |  |  |  |

Function: Logical AND for bit operands
Description: If the Boolean value of the source bit is a logic 0 then clear the carry flag; otherwise leave the carry flag in its current state. A slash ("/" preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected. Only direct bit addressing is allowed for the source operand.
3.5.7. ANL C, BIT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(C) $\leftarrow(\mathrm{C})$ and (bit)

Bytes:
2
Cycles:
3

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.5.8. ANL C, /BIT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(C) $\leftarrow$ (C) and / (bit)

Bytes:
2
Cycles:
3
Encoding:

| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.6. CJNE

Instruction: CJNE <dest-byte >, < src-byte >, rel
Function: Compare and jump if not equal.
Description: CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither operand is affected. The first two operands allow four addressing mode combinations: the accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

### 3.6.1. CJNE A, DIRECT, REL

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $(\mathrm{A})<>$ (direct) then
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
if $(A)<$ (direct) then
(C) $\leftarrow 1$
else
(C) $\leftarrow 0$

Bytes: 3
Cycles: 5
Encoding:

| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| delative address |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

### 3.6.2. CJNE A, \#DATA, REL

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$

$$
\begin{aligned}
& \text { if }(\mathrm{A})<>\text { data then } \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset }
\end{aligned}
$$

if $(A)<$ data then
(C) $\leftarrow 1$
else
$(\mathrm{C}) \leftarrow 0$
Bytes: 3
Cycles: 4
Encoding:

| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| celative address |  |  |  |  |  |  |  |
| redata |  |  |  |  |  |  |  |

### 3.6.3. CJNE RN, \#DATA, REL

Operation: $\quad(P C) \leftarrow(P C)+3$
if (Rn) < > data then
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
if $(\mathrm{Rn})<$ data then
$(\mathrm{C}) \leftarrow 1$
else
(C) $\leftarrow 0$

Bytes: 3
Cycles: 4
Encoding:

| 1 | 0 | 1 | 1 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| immediate data |  |  |  |  |  |  |  |
| relative address |  |  |  |  |  |  |  |

### 3.6.4. CJNE @RI, \#DATA, REL

Operation: $\quad(P C) \leftarrow(P C)+3$

$$
\begin{aligned}
& \text { if }((\mathrm{Ri}))<>\text { data then } \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset }
\end{aligned}
$$

if $((\mathrm{Ri}))<$ data then
(C) $\leftarrow 1$
else
(C) $\leftarrow 0$

Bytes: 3
Cycles: 5
Encoding:

| 1 | 0 | 1 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| immediate data |  |  |  |  |  |  |  |
| relative address |  |  |  |  |  |  |  |

### 3.7. CLR

### 3.7.1. CLR A

Function: Clear accumulator
Description: The accumulator is cleared (all bits set to zero). No flags are affected.
Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow 0$

Bytes: $\quad 1$
Cycles: 1

## Encoding:

| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.7.2. CLR BIT

Function: Clear bit
Description: The indicated bit is cleared (reset to zero). No other flags are affected.
Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
bit $\leftarrow 0$
Bytes: 2
Cycles: $\quad 4$
Encoding:

| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.7.3. CLR C

## Function: Clear carry

Description: The carry flag is cleared (reset to zero). No other flags are affected.
Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(C) $\leftarrow 0$
$\begin{array}{ll}\text { Bytes: } & 1 \\ \text { Cycles: } & 1\end{array}$

## Encoding:

| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.8. CPL

### 3.8.1. CPL A

Function: Complement accumulator
Description: Each bit of the accumulator is logically complemented (one's complement). Bits which previously contained a one are changed to zero and vice versa. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow /(\mathrm{A})$

Bytes: 1
Cycles: 2

## Encoding:

| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.8.2. CPL BIT

Function: Complement bit
Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and vice versa. No other flags are affected. CPL can operate on the carry or any directly addressable bit.

Note: $\quad$ When this instruction is used to modify an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(C) $\leftarrow$ (bit)

Bytes: 2
Cycles: 4
Encoding:

| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.8.3. CPL C

## Function: Complement carry

Description: The carry flag is complemented. A bit which had been a one is changed to zero and vice versa.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(C) $\leftarrow /(\mathrm{C})$

Bytes: 1
Cycles: 1
Encoding:

| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.9. DA

## Instruction: DA A

Function: Decimal adjust accumulator for addition
Description: DA A adjusts the eight-bit value in the accumulator resulting from the earlier addition of two variables (each in packed BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition. If accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the accumulator producing the proper BCD digit in the low- order nibble. This internal addition would set the carry flag if a carry-out of the loworder four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.
If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx-1111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.
All of this occurs during the one instruction cycle. Essentially; this instruction performs the decimal conversion by adding $00 \mathrm{H}, 06 \mathrm{H}, 60$ H , or 66 H to the accumulator, depending on initial accumulator and PSW conditions.

Note: DA A cannot simply convert a hexadecimal number in the accumulator to BCD notation, nor does DA A apply to decimal subtraction.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
if $[[(\mathrm{A3}-0)>9] \wedge[(A C)=1]]$ then $($ A3-0) $\leftarrow($ A3-0) +6
next
if $[[(A 7-4)>9] \wedge[(C)=1]]$ then
$(\mathrm{A} 7-4) \leftarrow(\mathrm{A} 7-4)+6$
Bytes: $\quad 1$
Cycles: 4

## Encoding:

| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.10. DEC

Instruction: DEC byte
Function: Decrement byte
Description: The variable indicated is decremented by 1. An original value of 00 H will underflow to OFF H. No flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.

Note: $\quad$ When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

### 3.10.1. DEC A

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(A)-1$

Bytes: 1
Cycles: 2

## Encoding:

| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.10.2. DEC RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(R n) \leftarrow(R n)-1$
Bytes: 1
Cycles: 3

## Encoding:

| 0 | 0 | 0 | 1 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.10.3. DEC DIRECT

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow$ (direct) - 1
Bytes: 2
Cycles: 4

## Encoding:

| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.10.4. DEC @Rı

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$((\mathrm{Ri})) \leftarrow((\mathrm{Ri}))-1$
Bytes: 1
Cycles: 4

## Encoding:

| 0 | 0 | 0 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.11. DIV

## Instruction: DIV AB

Function: Divide
Description: DIV AB divides the unsigned eight-bit integer in the accumulator by the unsigned eight-bit integer in register B . The accumulator receives the integer part of the quotient; register $B$ receives the integer remainder. The carry and OV flags will be cleared.
Exception: If B had originally contained 00 H , the values returned in the accumulator and $B$ register will be undefined and the overflow flag will be set. The carry flag is cleared in any case.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+1$
$(\mathrm{A} 15-8) \leftarrow(\mathrm{A}) /(\mathrm{B})-$ result's bits $15 . .8$
$(B 7-0) \leftarrow(A) /(B)-$ result's bits $7 . .0$
Bytes: 1
Cycles:
5

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.12. DJNZ

Instruction: DJNZ <byte>, <rel-addr>
Function: Decrement and jump if not zero
Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00 H will underflow to $0 F F \mathrm{H}$. No flags are affected. The branch destination would be computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction. The location decremented may be a register or directly addressed byte.

Note: $\quad$ When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
3.12.1. DJNZ RN, REL

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(R n) \leftarrow(R n)-1$
if $(\mathrm{Rn}) \neq 0$ then
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}$
Bytes: 2
Cycles: 4
Encoding:

| 1 | 1 | 0 | 1 | 1 | $r$ | $r$ | $r$ | relative address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.12.2. DJNZ DIRECT, REL

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
(direct) $\leftarrow$ (direct) - 1
if (direct) $\neq 0$ then
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel
$\begin{array}{ll}\text { Bytes: } & 3 \\ \text { Cycles: } & 5\end{array}$

## Encoding:

| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| direct address |  |  |  |  |  |  |  |
| relative address |  |  |  |  |  |  |  |

### 3.13. INC

## Instruction: INC operand

Function: Increment
Description: INC increments the indicated variable by 1. An original value of 0FFh will overflow to 00h. No flags are affected. Three addressing modes are allowed: register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

### 3.13.1. INC A

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(A)+1$

Bytes: 1
Cycles: 2

## Encoding:

| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.13.2. INC RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(R n) \leftarrow(R n)+1$
Bytes: 1
Cycles: 3

## Encoding:

| 0 | 0 | 0 | 0 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.13.3. INC DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow$ (direct) +1
Bytes: 2
Cycles: 4

## Encoding:

| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.13.4. INC @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$((\mathrm{Ri})) \leftarrow((\mathrm{Ri}))+1$
Bytes: 1
Cycles: 4
Encoding:

| 0 | 0 | 0 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.13.5. INC DPTR*

Function: Increment data pointer
Description: Increment the 16-bit data pointer(in LARGE) or 24-bit data pointer(in FLAT) by 1. A 16 -bit/24-bit increment (modulo $2^{16} / 2^{24}$ ) is performed; an overflow of the low-order byte of the data pointer (DPL) from OFF H to 00 H will increment the high-order byte (DPH). No flags are affected. This is the only 16 -bit/24-bit register which can be incremented or decremented. Refer to Data Pointer Extended registers chapter of DR80390 specification.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+1$
$($ DPTR $) \leftarrow($ DPTR $)+1$
Bytes: 1
Cycles: 1

## Encoding:

| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.14. JB

Instruction: JB bit, rel
Function: Jump if bit is set
Description: If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $(b i t)=1$ then
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel
Bytes: 3
Cycles: 4

## Encoding:

| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| bit address |  |  |  |  |  |  |  |
| relative address |  |  |  |  |  |  |  |

### 3.15. JBC

Instruction: JBC bit, rel
Function: Jump if bit is set and clear bit
Description: If the indicated bit is one, branch to the address indicated; otherwise proceed with the next instruction. In either case, clear the designated bit. The branch destination is computed by adding the signed relative displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: $\quad$ When this instruction is used to test an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $(b i t)=1$ then
(bit) $\leftarrow 0$
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}$

## Bytes: 3

Cycles: 5

## Encoding:

| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| bit address |  |  |  |  |  |  |  |
| relative address |  |  |  |  |  |  |  |

### 3.16. JC

Instruction: JC rel
Function: Jump if carry is set
Description: If the carry flag is set, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative- displacement in the second instruction byte to the PC, after incrementing the PC twice. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(\mathrm{C})=1$ then $(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}$

Bytes:
Cycles:
2
$3-\mathrm{C}=1$
$2-\mathrm{C}=0$

## Encoding:

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | relative address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.17. JMP*

Instruction: JMP @A + DPTR

## Function: Jump indirect

Description: Add the eight-bit unsigned contents of the accumulator with the 16-bit(in LARGE)/24-bit (in FLAT) data pointer, and load the resulting sum to the program counter. This will be the address for subsequent instruction fetches. 16-bit/24-bit addition is performed: a carry-out from the loworder eight bits propagates through the higher-order bits. Neither the accumulator nor the data pointer is altered. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{A})+($ DPTR $)$
Bytes: 1
Cycles: 3
Encoding:

| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.18. JNB

Instruction: JNB bit,rel
Function: Jump if bit is not set
Description: If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
if $(b i t)=0$ then
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel.
Bytes: 3
Cycles: 4

## Encoding:

| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit address |  |  |  |  |  |  |  |
| relative address |  |  |  |  |  |  |  |

### 3.19. JNC

Instruction: JNC rel
Function: Jump if carry is not set
Description: If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(\mathrm{C})=0$ then

$$
(P C) \leftarrow(P C)+\text { rel }
$$

Bytes:

## 2

Cycles:
$3-C=0$
$2-C=1$

## Encoding:

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | relative address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.20. JNZ

Instruction: JNZ rel
Function: Jump if accumulator is not zero
Description: If any bit of the accumulator is a one, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(A) \neq 0$
then $(P C) \leftarrow(P C)+$ rel.
Bytes: 2
Cycles: 3

## Encoding:

| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | relative address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.21. JZ

Instruction: JZ rel
Function: Jump if accumulator is zero
Description: If all bits of the accumulator are zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
if $(A)=0$ then

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}
$$

Bytes: 2
Cycles: 3

## Encoding:

| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | relative address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.22. LCALL *

### 3.22.1. LARGE

## Instruction: LCALL addr16

## Function: Long call

Description: LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the stack pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64 kB program memory address space. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
$(S P) \leftarrow(S P)+1$
$((S P)) \leftarrow(P C 7-0)$
$(S P) \leftarrow(S P)+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC} 15-8)$
$(\mathrm{PC}) \leftarrow$ addr15-0
Bytes: 3
Cycles: 6

## Encoding:

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| address 15..8 |  |  |  |  |  |  |  |
| address 7..0 |  |  |  |  |  |  |  |

### 3.22.2. FLAT

Instruction: LCALL addr24
Function: Long call
Description: LCALL calls a subroutine located at the indicated address. The instruction adds four to the program counter to generate the address of the next instruction and then pushes the 24-bit result onto the stack (low byte first), incrementing the stack pointer by three. The high-order and low-order bytes of the PC are then loaded, respectively, with the second, third and fourth bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 16 MB program memory address space. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$((S P)) \leftarrow(P C 7-0)$
$(S P) \leftarrow(S P)+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC} 15-8)$
$(S P) \leftarrow(S P)+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC} 23-16)$
(PC) $\leftarrow$ addr23-0
Bytes: 4
Cycles: 13

## Encoding:

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| address 23..16 |  |  |  |  |  |  |  |
| address 15..8 |  |  |  |  |  |  |  |
| address 7.. 0 |  |  |  |  |  |  |  |

* instruction modified regarding to standard 80C51


### 3.23. LJMP *

### 3.23.1. LARGE

Instruction: LJMP addr16
Function: Long jump
Description: LJMP causes an unconditional branch to the indicated address, by loading the PC with the second and third instruction bytes. The destination may therefore be anywhere in the full 64 kB program memory address space. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow$ addr15... addr0
Bytes: $\quad 3$
Cycles: 4

## Encoding:


3.23.2. FLAT

Instruction: LCALL addr24
Function: Long jump
Description: LJMP causes an unconditional branch to the indicated address, by loading the PC with the second, third and fourth instruction bytes. The destination may therefore be anywhere in the full 16MB program memory address space. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow$ addr23... addr0

## Bytes: 4

Cycles: 5

## Encoding:

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| address 23..16 |  |  |  |  |  |  |  |
| address 15..8 |  |  |  |  |  |  |  |
| address 7.. |  |  |  |  |  |  |  |

[^0]
### 3.24. MOV

Instruction: MOV <dest-byte>, <src-byte>
Function: Move byte variable
Description: The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected. This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.

### 3.24.1. MOV A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(\mathrm{Rn})$

Bytes: 1
Cycles: 1
Encoding:

| 1 | 1 | 1 | 0 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.2. MOV A, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow$ (direct)

Note: $\quad$ MOV A, ACC is a valid instruction.
Bytes: 2
Cycles: 2

## Encoding:

| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.3. MOV A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow((\mathrm{Ri}))$
Bytes: 1
Cycles: 2

## Encoding:

| 1 | 1 | 1 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.4. MOV A, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow$ \#data

Bytes: 2
Cycles: 2
Encoding:

| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.24.5. MOV RN, A

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{Rn}) \leftarrow(\mathrm{A})$
Bytes: 1
Cycles: 2

## Encoding:

| 1 | 1 | 1 | 1 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.24.6. MOV RN, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{Rn}) \leftarrow($ direct $)$
Bytes: 2
Cycles: 4
Encoding:

| 1 | 0 | 1 | 0 | 1 | $r$ | $r$ | $r$ | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.24.7. MOV RN, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{Rn}) \leftarrow$ \#data
Bytes: 2
Cycles: 2
Encoding:

| 0 | 1 | 1 | 1 | 1 | $r$ | $r$ | $r$ | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.8. MOV DIRECT, A

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow(\mathrm{A})$
Bytes:
Cycles: $\quad 2$ - destination inside SFR
3 - destination inside RAM

## Encoding:

| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.9. MOV direct, Rn

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow(\mathrm{Rn})$
Bytes:
2
Cycles: $\quad 2$ - destination inside SFR
3 - destination inside RAM

## Encoding:

| 1 | 0 | 0 | 0 | 1 | $r$ | $r$ | $r$ | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.10. MOV DIRECT, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
(direct) $\leftarrow$ (direct)
Bytes: 3
Cycles: $\quad 3$ - destination inside SFR
4 - destination inside RAM

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| direct address (source) |  |  |  |  |  |  |  |
| direct address (destination) |  |  |  |  |  |  |  |

3.24.11. MOV DIRECT, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow(($ Ri) $)$
Bytes:
Cycles: 3 -direct inside SFR 4 - direct inside RAM

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 1 | 1 | i | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.12. MOV DIRECT, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow$ \#data
Bytes: 3
Cycles: 3

## Encoding:

| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| direct address (source) |  |  |  |  |  |  |
| immediate data |  |  |  |  |  |  |

3.24.13. MOV @RI, A

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$ $((\mathrm{Ri})) \leftarrow(\mathrm{A})$

Bytes: 1
Cycles: 3

## Encoding:

| 1 | 1 | 1 | 1 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.14. MOV @RI, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(($ Ri) $) \leftarrow$ (direct)
Bytes: 2
Cycles: 4

## Encoding:

| 1 | 0 | 1 | 0 | 0 | 1 | 1 | i | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

http://www.DigitalCoreDesign.com http://www.dcd.pl
3.24.15. MOV @RI, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(($ Ri) $) \leftarrow$ \#data
Bytes: 2
Cycles: 3
Encoding:

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | i | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.24.16. MOV C, BIT

Function: Move bit data
Description: The Boolean variable indicated by the second operand (directly addressable bit) is copied into carry flag. No other register or flag is affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(C) $\leftarrow$ (bit)

Bytes: 2
Cycles: 3
Encoding:

| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.24.17. MOV віт, C

Function: Move carry flag
Description: The carry flag is copied into the Boolean variable indicated by the first operand (directly addressable bit). No other register or flag is affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(bit) $\leftarrow(\mathrm{C})$
Bytes: 2
Cycles: 4
Encoding:

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.24.18. MOV DPTR, \#DATA16 - LARGE

Function: Load active data pointer with a 16-bit constant in LARGE mode
Description: The active data pointer is loaded with the 16 -bit constant indicated. The 16-bit constant is loaded into the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL) holds the low-order byte. No flags are affected. This is the only instruction which moves 16 bits of data at once.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
DPH $\leftarrow$ immediate data15... 8
DPL $\leftarrow$ immediate data7.. 0
Bytes: 3
Cycles: 4

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| immediate data 15... 8 |  |  |  |  |  |  |  |
| immediate data $7 \ldots 0$ |  |  |  |  |  |  |  |

### 3.24.19. MOV DPTR, \#DATA24* - FLAT

Function: Load active data pointer with a 24-bit constant in FLAT mode
Description: The active data pointer is loaded with the 24 -bit constant indicated. The 24 bit constant is loaded into the second, third and fourth bytes of the instruction. The second byte (DPX or DPX1) is the high-order byte, while the third byte (DPH) holds the mid-order byte and fourth (DPL). No flags are affected. This is the only instruction which moves 24 bits of data at once.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+4$
DPX/DPX1 $\leftarrow$ immediate data23... 16
DPH $\leftarrow$ immediate data15... 8
DPL $\leftarrow$ immediate data7.. 0

## Bytes: 4

Cycles: 5

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| immediate data 23...16 |  |  |  |  |  |  |  |
| immediate data 15..8 8 |  |  |  |  |  |  |  |
| immediate data $7 \ldots 0$ |  |  |  |  |  |  |  |

* instruction modified regarding to standard 80C51
http://www.DigitalCoreDesign.com http://www.dcd.pl


### 3.25. MOVC*

Instruction: MOVC A, @A + <base-reg>
Function: Move code byte
Description: The MOVC instructions load the accumulator with a code byte, or constant from program memory. The address of the byte fetched is the sum of the original unsigned eight-bit accumulator contents and the contents of a 16 -bit/24-bit base register, which may be either the data pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added to the accumulator; otherwise the base register is not altered. 16-bit/24-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.

### 3.25.1. MOVC A, @A + DPTR

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow((\mathrm{A})+(\mathrm{DPTR}))$
Bytes: 1
Cycles: 4

## Encoding:

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.25.2. MOVC A, @A + PC

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow((\mathrm{A})+(\mathrm{PC}))$

Bytes: 1
Cycles: 4

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* different register are used in FLAT and LARGE mode


### 3.26. MOVX*

Instruction: MOVX <dest-byte>, <src-byte>
Function: Move external
Description: The MOVX instructions transfer data between the accumulator and a byte of external data memory, hence the X appended to MOV. There are two types of instructions, differing in whether they provide an 8-bit in both modes or 16-bit in LARGE/24-bit in FLAT indirect address to the external data RAM.
In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address, in the second type of MOVX instructions, the data pointer generates a 16-bit/24-bit address. Please refer to Data Pointers Extended Registers chapter of core specification for details.

### 3.26.1. MOVX A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow((\mathrm{Ri}))$
$\begin{array}{ll}\text { Bytes: } & 1 \\ \text { Cycles: } & 4^{* *}\end{array}$
Encoding:

| 1 | 1 | 1 | 0 | 0 | 0 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.26.2. MOVX A, @DPTR

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(($ DPTR $))$
$\begin{array}{ll}\text { Bytes: } & 1 \\ \text { Cycles: } & 3^{* *}\end{array}$

Encoding:

| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.26.3. MOVX @RI, A

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$

$$
((\mathrm{Ri})) \leftarrow(\mathrm{A})
$$

Bytes: 1
Cycles: 5

## Encoding:

| 1 | 1 | 1 | 1 | 0 | 0 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.26.4. MOVX @DPTR, A

$$
\begin{array}{lll}
\text { Operation: } & (\mathrm{PC}) & \leftarrow(\mathrm{PC})+1 \\
& ((\mathrm{DPTR})) & \leftarrow(\mathrm{A})
\end{array}
$$

Bytes:
Cycles:

1
4

## Encoding:

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

** MOVX cycles depends on STRETCH bits located in CKCON register. This value should be added to receive actual instruction timing.

* different register are used in FLAT and LARGE mode


### 3.27. MUL

## Instruction: MUL AB

Function: Multiply
Description: MUL AB multiplies the unsigned eight-bit integers in the accumulator and register B . The low-order byte of the sixteen-bit product is left in the accumulator, and the high-order byte in B . If the product is greater than 255 (0FF H) the overflow flag is set; otherwise it is cleared. The carry flag is always cleared.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(A) \times(B) \quad$ result's bits $7 . .0$
(B) $\leftarrow(A) \times(B) \quad$ result's bits $15 . .8$

Bytes: 1
Cycles: 4

## Encoding:

| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.28. NOP

## Function: No operation

Description: Execution continues at the following instruction. Other than the PC, no registers or flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
Bytes: $\quad 1$
Cycles:
1

## Encoding:

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.29. ORL

Instruction: ORL <dest-byte>, <src-byte>

## Function: Logical OR for byte variables

Description: ORL performs the bit wise logical OR operation between the indicated variables, storing the results in the destination byte. No flags are affected (except $P$, if <dest-byte> = A).
The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

Note: $\quad$ When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
3.29.1. ORL A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow(\mathrm{A})$ or $(\mathrm{Rn})$
Bytes: 1
Cycles: 2
Encoding:

| 0 | 1 | 0 | 0 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.29.2. ORL A, DIRECT

Operation: $\quad(P C) \leftarrow(P C)+2$
(A) $\leftarrow(A)$ or (direct)

Bytes: 2
Cycles: 3

## Encoding:

| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.29.3. ORL A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$

$$
(\mathrm{A}) \quad \leftarrow(\mathrm{A}) \text { or }((\mathrm{Ri}))
$$

Bytes: 1
Cycles: 3

## Encoding:

| 0 | 1 | 0 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.29.4. ORL A, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftarrow(A)$ or \#data

Bytes: 2
Cycles: 2
Encoding:

| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.29.5. ORL DIRECT, A

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+1$
(direct) $\leftarrow$ (direct) or (A)
Bytes: 2
Cycles: 4

## Encoding:

| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.29.6. ORL DIRECT, \#DATA

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+1$
(direct) $\leftarrow$ (direct) or \#data
Bytes: 3
Cycles: 4

## Encoding:

Instruction: ORL C, <src-bit>
http://www.DigitalCoreDesign.com http://www.dcd.pl

Function: Logical OR for bit variables
Description: Set the carry flag if the Boolean value is a logic 1 ; leave the carry in its current state otherwise. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.
3.29.7. ORL C, BIT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(C) $\leftarrow$ (C) or (bit)

Bytes: 2
Cycles:
3
Encoding:

| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.29.8. ORL C, /BIT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(C) $\leftarrow$ (C) or /(bit)

Bytes: 2
Cycles: 3
Encoding:

| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.30. POP*

### 3.30.1. LARGE

Instruction: POP direct
Function: Pop from stack
Description: The contents of the internal RAM location addressed by the stack pointer are read, and the stack pointer is decremented by one. The value read is the transfer to the directly addressed byte indicated. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
Bytes: 2
Cycles: 3

## Encoding:

| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.30.2. FLAT

Instruction: POP direct
Function: Pop from stack
Description: The contents of the internal RAM location addressed by the stack pointer are read, and the stack pointer is decremented by one. The value read is the transfer to the directly addressed byte indicated. No flags are affected.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow((S P))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
Bytes: 2
Cycles: 3

## Encoding:

| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* instruction timing is identical in FLAT and LARGE mode


### 3.31. PUSH*

### 3.31.1. LARGE

Instruction: PUSH direct
Function: Push onto stack
Description: The stack pointer is incremented by one. The contents of the indicated variable are then copied into the internal RAM location addressed by the stack pointer. Otherwise no flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$((S P)) \leftarrow($ direct $)$
Bytes: 2
Cycles: 4

## Encoding:

| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.31.2. <br> FLAT

Instruction: PUSH direct
Function: Push onto stack
Description: The stack pointer is incremented by one. The contents of the indicated variable are then copied into the internal RAM location addressed by the stack pointer. Otherwise no flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$((S P)) \leftarrow($ direct $)$
Bytes: 2
Cycles:
5

## Encoding:

| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* instruction modified regarding to standard 80C51
* instruction timing is different in FLAT and LARGE mode


### 3.32. RET *

### 3.32.1. LARGE

Function: Return from subroutine
Description: RET pops the PC successively from the stack, decrementing the stack pointer by two. Program execution continues at the resulting address, generally the instruction immediately following an ACALL or LCALL. No flags are affected.

Operation: $\quad$| $(\mathrm{PC} 15-8)$ | $\leftarrow((\mathrm{SP}))$ |
| ---: | :--- |
| $(\mathrm{SP})$ | $\leftarrow(\mathrm{SP})-1$ |
| $(\mathrm{PC} 7-0)$ | $\leftarrow((\mathrm{SP}))$ |
|  | $(\mathrm{SP})$ |
|  | $\leftarrow(\mathrm{SP})-1$ |

Bytes: 1
Cycles: 4

## Encoding:

| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.32.2. FLAT

Function: Return from subroutine
Description: RET pops the PC successively from the stack, decrementing the stack pointer by three. Program execution continues at the resulting address, generally the instruction immediately following an ACALL or LCALL. No flags are affected.

Operation: $\quad(\mathrm{PC} 23-16) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
(PC15-8) $\leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
(PC7-0) $\leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
Bytes: 1
Cycles: 6

## Encoding:

| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* instruction modified regarding to standard 80C51


### 3.33. RETI *

### 3.33.1. LARGE

Function: Return from interrupt
Description: RETI pops the PC successively from the stack, and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The stack pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower or same-level interrupt is pending when the RETI instruction is executed, that one instruction will be executed before the pending interrupt is processed.

Operation: $\quad(\mathrm{PC} 15-8) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
$(\mathrm{PC} 7-0) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
Bytes: 1
Cycles:
4

## Encoding:

| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.33.2. FLAT

## Function: Return from interrupt

Description: RETI pops the PC successively from the stack, and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The stack pointer is left decremented by three. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower or same-level interrupt is pending when the RETI instruction is executed, that one instruction will be executed before the pending interrupt is processed.

Operation: $\quad(\mathrm{PC} 23-16) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
(PC15-8) $\leftarrow((S P))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
(PC7-0) $\leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \quad \leftarrow(\mathrm{SP})-1$
Bytes: 1
Cycles: 6
Encoding:

| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* instruction modified regarding to standard 80C51


### 3.34. RL

Instruction: RL A
Function: Rotate accumulator left
Description: The eight bits in the accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No flags are affected.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+1$
$(A n+1) \leftarrow(A n) n=0-6$
$(\mathrm{A} 0) \quad \leftarrow(\mathrm{A} 7)$
Bytes:
1
Cycles:
1

## Encoding:

| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.35. RLC

## Instruction: RLC A

Function: Rotate accumulator left through carry flag
Description: The eight bits in the accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+1$
$(A n+1) \leftarrow(A n) n=0-6$
$(\mathrm{A} 0) \quad \leftarrow(\mathrm{C})$
(C) $\quad \leftarrow(\mathrm{A} 7)$

Bytes: 1
Cycles: 1

## Encoding:

| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.36. RR

## Instruction: RR A

Function: Rotate accumulator right
Description: The eight bits in the accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(A n) \leftarrow(A n+1) n=0-6$
$(\mathrm{A} 7) \leftarrow(\mathrm{A} 0)$
Bytes: $\quad 1$
Cycles: 1

## Encoding:

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.37. RRC

## Instruction: RRC A

Function: Rotate accumulator right through carry flag
Description: The eight bits in the accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{An}) \leftarrow(\mathrm{An}+1) \mathrm{n}=0-6$
$(\mathrm{A} 7) \leftarrow(\mathrm{C})$
(C) $\leftarrow(\mathrm{A} 0)$

Bytes: 1
Cycles: 1

## Encoding:

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.38. SETB

## Instruction: SETB <bit>

## Function: Set bit

Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No other flags are affected.

### 3.38.1. SETB C

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(C) $\leftarrow 1$

Bytes: 1
Cycles: 1

## Encoding:

| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.38.2. SETB BIT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(bit) $\leftarrow 1$
Bytes: 2
Cycles: 4
Encoding:

| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | bit address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.39. SJMP

## Instruction: SJMP rel

Function: Short jump
Description: Program control branches unconditionally to the address indicated. The branch destination is computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128 bytes preceding this instruction to 127 bytes following it.

Note: Under the above conditions the instruction following SJMP will be at 102 H . Therefore, the displacement byte of the instruction will be the relative offset $(0123 \mathrm{H}-0102 \mathrm{H})=21 \mathrm{H}$. In other words, an SJMP with a displacement of OFE H would be a one-instruction infinite loop.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}$
Bytes: 2
Cycles:
3

## Encoding:

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | relative address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.40. SUBB

Instruction: SUBB A, <src-byte>
Function: Subtract with borrow
Description: SUBB subtracts the indicated variable and the carry flag together from the accumulator, leaving the result in the accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the accumulator along with the source operand). AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a borrow is needed into bit 6 but not into bit 7 , or into bit 7 but not bit 6 .
When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.
The source operand allows four addressing modes: register, direct, register-indirect, or immediate.

### 3.40.1. $\quad$ SUBB A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$

$$
(\mathrm{A}) \quad \leftarrow(\mathrm{A})-(\mathrm{C})-(\mathrm{Rn})
$$

Bytes: 1
Cycles: 2

## Encoding:

| 1 | 0 | 0 | 1 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.40.2. SUBB A, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow$ (A) - (C) - (direct)

Bytes: 2
Cycles: 3
Encoding:

| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.40.3. SUBB A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})-((\mathrm{Ri}))$
Bytes: 1
Cycles: 3
Encoding:

| 1 | 0 | 0 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.40.4. SUBB A, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow(A)-(C)-$ \#data

Bytes: 2
Cycles: 2

## Encoding:

| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.41. SWAP

## Instruction: SWAP A

Function: Swap nibbles within the accumulator
Description: SWAP A interchanges the low and high-order nibbles (four-bit fields) of the accumulator (bits 3-0 and bits 7-4). The operation can also be thought of as a four-bit rotate instruction. No flags are affected.

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A} 3-0) \leftrightarrow(\mathrm{A} 7-4)$,
$(\mathrm{A} 7-4) \leftrightarrow(\mathrm{A} 3-0)$
Bytes: 1
Cycles: 1

## Encoding:

| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.42. XCH

Instruction: XCH A, <byte>
Function: Exchange accumulator with byte variable
Description: XCH loads the accumulator with the contents of the indicated variable, at the same time writing the original accumulator contents to the indicated variable. The source/destination operand can use register, direct, or register-indirect addressing.

### 3.42.1. $\quad \mathrm{XCH}$ A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
(A) $\leftrightarrow(\mathrm{Rn})$

Bytes: 1
Cycles: 3
Encoding:

| 1 | 1 | 0 | 0 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.42.2. XCH A, DIRECT

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftrightarrow$ (direct)

Bytes: 2
Cycles: 4
Encoding:

| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.42.3. XCH A, @RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$

$$
(\mathrm{A}) \leftrightarrow((\mathrm{Ri}))
$$

Bytes: 1
Cycles: 4

## Encoding:

| 1 | 1 | 0 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.43. XCHD

Instruction: XCHD A, @Ri
Function: Exchange digit
Description: XCHD exchanges the low-order nibble of the accumulator (bits 3-0, generally representing a hexadecimal or BCD digit), with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+1$
$(\mathrm{A} 3-0) \leftrightarrow((\mathrm{Ri}) 3-0)$
Bytes:
1
Cycles:
4

## Encoding:

| 1 | 1 | 0 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.44. XRL

Instruction: XRL <dest-byte>, <src-byte>
Function: Logical Exclusive OR for byte variables
Description: XRL performs the bit wise logical Exclusive OR operation between the indicated variables, storing the results in the destination. No flags are affected (except $P$, if <dest-byte> = A).
The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be accumulator or immediate data.

Note: $\quad$ When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
3.44.1. XRL A, RN

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow(\mathrm{A}) \operatorname{xor}(\mathrm{Rn})$
Bytes: 1
Cycles: 2

## Encoding:

| 0 | 1 | 1 | 0 | 1 | $r$ | $r$ | $r$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.44.2. XRL A, DIRECT

Operation: $\quad(P C) \leftarrow(P C)+2$
(A) $\leftarrow(\mathrm{A})$ xor (direct)

Bytes: 2
Cycles: 3
Encoding:

| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.44.3. XRL A, @ RI

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$

$$
(\mathrm{A}) \leftarrow(\mathrm{A}) \operatorname{xor}((\mathrm{Ri}))
$$

Bytes: 1
Cycles: 3

## Encoding:

| 0 | 1 | 1 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 3.44.4. XRL A, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(A) $\leftarrow(A)$ xor \#data

Bytes: 2
Cycles: 2
Encoding:

| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | immediate data |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.44.5. XRL DIRECT, A

Operation: $\quad(\mathrm{PC}) \quad \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow$ (direct) xor (A)
Bytes: 2
Cycles: 4

## Encoding:

| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | direct address |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

3.44.6. XRL DIRECT, \#DATA

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
(direct) $\leftarrow$ (direct) xor \#data
Bytes: 3
Cycles: 4

## Encoding:

| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| direct address |  |  |  |  |  |  |  |
| immediate data |  |  |  |  |  |  |  |

## 4. Contacts

If any problems are encountered please contact Digital Core Design.

## Headquarters:

Wroclawska 94
41-902 Bytom
POLAND
e-mail: info@dcd.pl
tel. : +48 322828266
fax : +48 322827437

## Field Office:

Texas Research Park
14815 Omicron Dr. suite 100
San Antonio, TX 78245,USA
e-mail: infoUS@dcd.pl
tel. : +1 2104228268
fax :+1 2106797511

## Distributors:

Please check http:///www.dcd.pl/apartn.php


[^0]:    * instruction modified regarding to standard 80C51

