

Flip80251 Microcontroller family

Flip80251 Typhoon

Top performance 8/16-bit microcontroller

Overview

The Virtual Component Flip80251 "Typhoon" is an accelerated version of the Intel C251 microcontroller. It is 100 % binary code upward compatible with the legacy 80C251 but optimized for the best ratio Performance/ Complexity!

Flip80251 Typhoon targets 8/16 microcontroller applications requiring an increase processing power, a reduced operating frequency or a larger memory space.

Its enhanced pipeline architecture provides an increase of processing speed an average of 2.0 times, when running at the same clock frequency as a standard C251 real component and up 24 times faster than a legacy 80C51.

The extra processing power can be used, either to increase the performance of any 80C51/C251-based application, or to run the same application at a lower clock frequency so as to save power!

The architecture can provide a significant code size reduction when compiling C programs while fully preserving assembly code written for 80C51 microcontroller.

Flip80251 Typhoon, as any other member of our family of microcontrollers, is fully configurable, which means it is delivered in the precise configuration meeting user's requirements together with its Virtual TestBench for ensuring a SoC right-on-first pass per the VSIA standard.

Key Features

- Full binary code compatibility with 80C51/8xC251
- **Speed** is on average **2.0 times faster** than the legacy 8xC251 based on the total number of clock cycles for all the instructions and Speed is up to 24 times faster than a standard 80C51
- Conversely, the clock frequency can be divided by 2.0 on average while preserving the same performance than with the legacy 8xC251
- An instruction pipeline that allows single cycle execution for most of the instructions
- Enriched C51 instruction set (source mode)

 16-bit & 32-bit arithmetic and logic instructions.

 Compare and conditional jump instruction

- Hardware Wait State solution for asynchronous peripherals and low cost memories
- 24-bit linear addressing
 - Up to 8 Mbytes of program memory
 - Up to 8 Mbytes of data memory
- Register-based CPU with registers accessible as Bytes, Words and Double Words
- Power-saving modes (Idle and Power-down) and an external Clock/Power Management Unit provide solutions for low-power applications

• Configurable Features

- A full set of peripherals:
 - Programmable Counter Array
 - o Watchdog Timer
 - Enhanced UART
 - Up to 3 Timer/counters
 - o SPI
 - I2C Master/Slave
- A patented new emulation system using JTAG interface (Emulation link): Processor Open Clone (POC)
- AHB bus interface allowing the Flip80251-Typhoon to be used either as a Peripheral Controller Unit or as the main controller in an AMBA-based system.

Applications

Central Processing Unit

- High-Speed Modems
- Printers
- DVD ROM and players
- Scanner
- High-End Joystick

Peripheral Controllers

- Smart card
- Portable Telecom devices



Figure 1: Flip80251-Typhoon Block Diagram

Functional Description

The Flip80251-Typhoon is partitioned into modules as shown in Figure 1:

• Fetch Unit

This block stores the current instruction and its operands.

• Pre-decode Unit

This block decodes the current instruction and prepares the execution of this instruction.

Control Unit

This block is the instruction sequencer. It generates the control signals for the data path depending on the instruction being executed.

Execution Unit

It includes a 16-bit ALU that allows to perform 8, 16 and 32-bit arithmetic and logic operations, an 8-bit multiplier and a parallel divider. It can also perform single bit manipulation.

Register Unit

The Flip80251-Typhon implements a register file that consists in 40 bytes location accessible as bytes, words and double words. Additionally, the register unit implements the logic needed to access external SFRs.

• Memory Interface

This block interfaces with Program and Data Memory, generating the memory control signals. It also implements the Program Counter that provides the addresses of the instruction to be fetched and the data memory address bus.

The memory interface provides a flexible hardwarecontrol solution for wait state purpose. Once the device that needs a longer access asserts the busy input signal, the CPU is stalled. This wait state solution is available for both program and data memory.

Interrupt Controller

Block that manages up to 9 interrupts (externals + peripherals) in standard configuration. 7 additional interrupts can be added to the design on request. The interrupt controller determines whether an interrupt should be granted or not and when it will be granted. It also provides the vector address of the corresponding interrupt to the PC Unit.

I/O Ports

The Flip80251-Typhoon separates out external interrupts from the I/O ports allowing real 32 bits of general purpose I/O.

It is possible to connect the signals PjIn, PjOut and PjDir (where j=0,1,2,3) to bi-directional pads to obtain an I/O port. The I/O port signal direction PjDir is controlled by an extra Special Function Register called Pj_Dir. PjDir registers are located at addresses 0xAC, 0xAD, 0xAE, 0xAF. When bit I of PjDir is set to '1', bit I of Pj is used as input (PjIn[I]), otherwise bit I of Pj is used as output (PjOut[I]).

Jtag or parallel emulation interface

To debug a system including a SoC embedding Flip8051 or a prototype of this SoC, the developer can use a POC-based emulator so called Core Emulator. To allow the use of such emulator, the Flip8051 model must include the Emulation Interface, based either on the JTAG protocol in order to have no dedicated pins for emulation or on a parallel interface to benefit from real-time emulation.

• Peripherals

The Flip80251 is provided with the standard 8xC251 peripherals including 3 timers (timer 0, 1 and 2), a watchdog timer, an enhanced UART, a programmable counter array (PCA). Moreover, a large set of peripherals is available from Dolphin portfolio (I2C Master/Slave, SPI, HDLC...)

Clock/Power Management Unit (located outside the core)

Flip8051 can be provided with an external peripheral named Clock/Power Management Unit. The purpose of this block is to provide the clock to the Flip8051. It is available as **CPMU** (Clock/Power Management Unit)

The **CPMU** enables:

- to use a programmable frequency divider, enabling to **divide the clocks** by 2 to **16384**,

- to switch off the clock by program.

- to use an external ring-oscillator during an initialization phase of the main clock (e.g. issued from a crystal oscillator with a long wake-up time) that allows to speed up the wake-up of the microcontroller after a power down.

Instruction set

The Flip80251 has got two running mode which uses two different instruction set:

- In **binary mode**, the Flip80251 Typhoon is fully binary compatible with the original 80C51.
- In **source mode**, it uses an extended instruction set that allows performing 16-bit&32-bit operation.

Binary mode

In this mode, the Flip80251 Typhoon is fully binary compatible with the original 80C51 instruction set. Nevertheless, there are some differences between the Flip80251 Typhoon and the standard part. The number of clock cycle for each instruction is reduced for higher performance.

Most of the instructions are executed in a single clock cycle, instead of 2 clock cycles for the standard 8xC251. As a result, the speedup is approximately 2.0 times faster than the standard C251 and up to 24 times faster than standard 80C51.

Source mode

The source mode provides a new instruction set with

- an expanded set of move instructions
- new compare and conditional jump instructions
- 16-bit and 32-bit arithmetic and logic instructions. This allows a great increase of the overall performance by reducing the number of instructions required for a given application. Both the execution time and the code size are significantly reduced.

Performance

- Overall speed improvement¹: 1.9 X
- Typical Gate count²: 20 K gates

Binary mode		Source mode		
Number of opcodes	Speed Improvement (S.I.)	Number of instructions	Speed Improvement (S.I.)	
20	S.I. ≥ 3.0	19	S.I. ≥ 3.0	
134	3 > S.I. ≥ 2.0	47	3 > S.I. ≥ 2.0	
73	2> S.I. ≥ 1.0	91	2> S.I. ≥ 1.0	
28	1.0 > S.I.	0	1.0 > S.I.	
Total	Weighted Average	Total	Weighted Average	

Instruction Set Speed comparison between standard C251 and Flip80251-Typhoon

¹ Actual speed improvement depends on application program

 $^{^{2}}$ Flip80251 processor only. The given gate count does not include the peripherals since it depends on the configuration.

Pinout

Signal names are provided in the block diagram shown in figure 1 and described in the tables below. I: input / O: output

Items marked with "*" indicate that they may not exist in some configurations

Name	I/O	Function	Name	I/O	Function
General Pins		PWM interface			
rst	1	Asynchronous reset. Active high.			Pulse width modulator output
clk	I	System Clock.	pwmout*	I	signal.
bwd	0	Powerdown mode indicator.	PCA interface		
		Scan mode signal. Used to ease	eci		PCA external input clock
scanmode	I	scan insertion	capture0	Ī	Capture input 0
emrst*	0	Emulation asynchronous reset.	capture1		Capture input 1
Memory interfac	ce		capture2	I	Capture input 2
romaddr [23:0]	0	Program memory address bus	capture3	1	Capture input 3
romdatain[7:0]	Ĭ	Data input for program fetch.	capture4	1	Capture input 4
Tornadam[110]		Output enable signal for program	compare0	0	Compare output 0
romoe_n C	0	memory. Active Low.	compare1	0	Compare output 1
ramaddr [23:0]	0	DATA memory address bus.	compare2	0	Compare output 2
ramdatain[7:0]	Ī	Data input from DATA memory	compare3	0	Compare output 3
ramdataout[7:0]	Ô	Data to write into DATA memory.	compare4	0	Compare output 4
		Output enable signal for DATA	ncarst	_	PCA software reset. Active high
ramoe_n	0	memory. Active low.			
	•	DATA memory write enable		pt in	
ramwe_n	0	signal. Active low.	int0_n		External interrupt 0
Memory wait sta	ate ir	nterface	int1_n		External interrupt 1.
rombusy	1	Program memory wait state input	nmi		Non maskable interrupt input
rambusy	1	Data memory wait state input	extraint [6-0]*		Additional External Interrupt
External SER in	External SEP interface		Pins for the test		
	lenia	Address bus for external Liser-	busmon[31:0]	0	Debug purpose interface (No
sfraddr [7:0]	0	define Special Function Registers			additional gates)
sfrdatain [7:0]	1	Data read from external SERs	Direct Memory /	Acce	ss support interface
sfrdataout [7:0]	0	Data write to external SERs			Request from a DMA controller to
sfrwe	0	SFR write control. Active high	busrequest*	I	take control of the memory
stroe	0	SFR read control. Active high			busses (active high)
I/O ports		er reroad control right	h	~	Indication that bus control is
	1	Port 0 Input	busgranted	0	granted to the DIVIA controller
port0in [7:0]	1	Port 1 Input	Envilation interf		
port2in [7:0]	1	Port 2 Input	Emulation Interface (JTAG or parallel)		
port2in [7:0]	1	Port 3 Input	JTAG interface		
port0out [7:0]	0	Port 0 Output	trst*		Test Reset, active low.
port1out [7:0]	0	Port 1 Output	tck*		Test clock
port2out [7:0]	0	Port 2 Output	tdi*		Test Data Input. Serial test
port3out [7:0]	0	Port 3 Output		I	Instruction and data are received
port0dir [7:0]*	0	Direction control signal for port 0	4 -1 - f 1' *		by the test logic at tol.
port1dir [7:0]*	0	Direction control signal for port 1	taonip	~	Test Data Output. It is the senal
port2dir [7:0]*	0	Direction control signal for port 2		0	the test legic
port3dir [7:0]*	0	Direction control signal for port 3	ntok*		Not tak Lland to have only
Serial Port interf	ace	Direction control orginal for port of	THEK		Not tek. Used to have only
serialin*		Serial port data input		I	the design and no gated clock
serialout*	0	Serial port data output			within the core
serialclk*	0	Serial Clock output for mode 0	instrrea[7:0]	1	ITAG instruction register
serialdir*	0	Serial Data direction for mode 0	tapctrl[2:0]*		Enable for data register
serialmode0*	0	Serial mode 0 indicator	apoin[2.0]	I	Output from TAP controller.
Timer interface		Parallel interfac	е		
timer0*	1	Timer () input	emuldatain[15:0]		Input data bus for emulation.
imer0aate*		Timer () Gate control input	emuldataout[15:0]	0	Output data bus for emulation
timer1*		Timer 1 input	emuldatadir	õ	Control for mux emuldata busses
timer1gate*		Timer 1 Gate control input	emulctrl[2:0]	ī	Control signals for emulation
timer?*		Timer 2 input	5		
timer2cant*	1	Timer 2 Capture control input			
wdtret	0	Watchdog timer overflow			
wallol					

Deliverables

- Available as fully synthesizable equational model either in VHDL or Verilog-HDL format.
- Supplied with a large set of program for testing the core and its peripherals, providing 100 % code coverage.
- Automatic error detection during test simulation (self test program)
- Synopsys synthesis scripts
- User Documentation
 - ViC specification
 - o User guide

Contacts

Dolphin Integration

BP 65, ZIRST, 39 Avenue du Granier, F38242-MEYLAN, FRANCE. Tel: + 33 4 76 41 10 96 Fax: + 33 4 76 90 29 65 Email: logic@dolphin-ip.com Web: http://www.dolphin-ip.com/flip/logic/logic_overview.html