32-bit ARM[™] Cortex[™]-M3 based Microcontroller

MB9B120J Series

MB9BF121J

DESCRIPTION

The MB9B120J Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs and Communication Interfaces (UART, CSIO, 1²C, LIN).

The products which are described in this data sheet are placed into TYPE10 product categories in "FM3 Family PERIPHERAL MANUAL".

Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.





FEATURES

- 32-bit ARM Cortex-M3 Core
 - Processor version: r2p1
 - Up to 72 MHz Frequency Operation
 - Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
 - · 24-bit System timer (Sys Tick): System timer for OS task management

• On-chip Memories

[Flash memory]

- 64 Kbytes
- Read cycle: 0 wait-cycle
- · Security function for code protection

[SRAM]

This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0: 4 Kbytes
- SRAM1: 4 Kbytes
- Multi-function Serial Interface (Max 4channels)
 - 2 channels with 16steps×9-bit FIFO (ch.0/ch.1), 2 channels without FIFO (ch.2/ ch.5)
 - Operation mode is selectable from the followings for each channel.
 - UART
 - CSIO
 - LIN
 - I^2C

[UART]

- Full-duplex double buffer
- · Selection with or without parity supported
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- · Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- Full-duplex double buffer
- · Built-in dedicated baud rate generator
- Overrun error detection function available

[LIN]

- LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- · Master/Slave mode supported
- LIN break field generate (can be changed 13-bit to 16-bit length)
- LIN break delimiter generate (can be changed 1-bit to 4-bit length)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

$[l^2C]$

Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported

MB9B120J Series

• DMA Controller (4channels)

The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.

- 4 independently configured and operated channels
- · Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- · Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536
- A/D Converter (Max 8channels)

[12-bit A/D Converter]

- · Successive Approximation type
- Conversion time: 1.0µs @ 5V
- Priority conversion available (priority at 2levels) Not included the function to activate A/D by external trigger input
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

• Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

• General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built-in. It can set which I/O port the peripheral function can be allocated to.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in the port relocate function
- Up to 23 fast general-purpose I/O Ports@32pin Package
- Some ports are 5V tolerant See "■LIST OF PIN FUNCTIONS" and "■I/O CIRCUIT TYPE" to confirm the corresponding pins.

• Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot

• Quadrature Position/Revolution Counter (QPRC) (1channel)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use as the up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers



Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer \times 3ch./unit
- Input capture × 4ch./unit
- Output compare \times 6ch./unit
- A/D activating compare \times 3ch./unit
- Waveform generator \times 3ch./unit
- 16-bit PPG timer × 3ch./unit

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

• Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.
- External Interrupt Controller Unit
 - Up to 7 external interrupt input pins@32pin Package
 - Include one non-maskable interrupt (NMI) input pin

• Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

The "Hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption modes except RTC, STOP modes.

Clock and Reset

[Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillator, and Main PLL).

- Main Clock
- : 4 MHz to 48 MHz
- Sub Clock

- : 32.768 kHz
- Built-in high-speed CR Clock : 4 MHz
- Built-in low-speed CR Clock : 100
- Main PLL Clock

: 100 kHz

- [Resets]
 - Reset requests from INITX pin
 - Power on reset
 - Software reset
 - Watchdog timers reset
 - Low-Voltage detection reset
 - · Clock Super Visor reset

PRELIMINARY

• Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- External clock failure (clock stop) is detected, reset is asserted.
- External frequency anomaly is detected, interrupt or reset is asserted.
- Low-Voltage Consumption Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

• Low-Power Consumption Mode

Four low-power consumption modes supported.

- SLEEP
- TIMER
- RTC
- STOP
- Debug Serial Wire Debug Port (SW-DP)
- Unique ID Unique value of the device (41-bit) is set.
- Power Supply Wide range voltage: VCC=2.7V to 5.5V

PRODUCT LINEUP

• Memory size

Product name		MB9BF121J
On-chip Flash memory		64 Kbytes
On the	SRAM0	4 Kbytes
On-chip SRAM	SRAM1	4 Kbytes
SKAW	Total	8 Kbytes

• Function

● Fui	Product name		MB9BF121J
Pin count			32
			Cortex-M3
CPU	Freq.		72 MHz
Power s	upply voltage rang	e	2.7V to 5.5V
DMAC			4ch.
(UART	unction Serial Inter /CSIO/I ² C)	face	4ch. (Max) ch.0/ch.1: FIFO ch.2/ch.5: No FIFO
Base Ti (PWC/F	mer Reload timer/PWM	/PPG)	8ch. (Max)
	A/D activation compare 3ch.		
	Input capture	4ch.	
MF-	Free-run timer	3ch.	1 unit
Timer	Output compare	6ch.	1 unit
	Waveform generator	3ch.	
	PPG	3ch.	
QPRC			1ch.
Dual Ti	mer		1 unit
Real-Ti	me Clock		1 unit
Watchd	fatchdog timer 1ch. (SW) + 1ch. (HW)		1ch. (SW) + 1ch. (HW)
Externa	nal Interrupts $7pins (Max) + NMI \times 1$		7pins (Max) + NMI \times 1
I/O port	ports		23pins (Max)
12-bit A/D converter			8ch. (1 unit)
CSV (Clock Super Visor)			Yes
LVD (Low-Voltage Detector)		tor)	2ch.
Built-in	CP High-spe		4 MHz (± 2%)
	Low-spee	ed	100 kHz (Typ)
Debug Function			SW-DP
Unique ID			Yes

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.

PACKAGES


Product name Package	MB9BF121J
LQFP: FPT-32P-M30 (0.8mm pitch)	0
QFN: LCC-32P-M19 (0.5mm pitch)	0

O : Supported

Note: See "■PACKAGE DIMENSIONS" for detailed information on each package.

PIN ASSIGNMENT

• FPT-32P-M30




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

FUITSU

MB9B120J Series

• LCC-32P-M19



<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

■ LIST OF PIN FUNCTIONS

• List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin No	Pin name	I/O circuit type	Pin state type
	P3A RTO00_0 (PPG00_0) EDCK0_0	_	
1	FRCK0_0 INT07_0 TIOA0_1	F	K
	SCK2_0 (SCL2_0)	_	
	SUBOUT_2 RTCCO_2		
2	P3B RTO01_0 (PPG00_0) IC00_0	F	1
	TIOA1_1 SOT2_0 (SDA3_1)	_	
	P3C RTO02_0 (PPG02_0) IC01_0	_	
3	INT18_2 TIOA2_1 SIN2_0	F	К
	Bit2_0 P3D RT003_0 (PPG02_0) IC02_0	_	
4	TIOA3_1 SCK5_1 (SCL5_1) AIN1_0	- F	J
	P3E RTO04_0 (PPG04_0) INT19_2	-	
5	TIOA4_1 SOT5_1 (SDA5_1) BIN1_0	- F	K

Pin No	Pin name	I/O circuit type	Pin state type
6	P3F RT005_0 (PPG04_0) TIOA5_1 SIN5_1	F	J
	ZIN1_0		
7	VCC	-	-
8	С	-	-
9	VSS	-	-
10	PE2 X0	A	А
11	PE3 X1	A	В
12	INITX	В	С
13	P46 X0A DTTI0X_0 INT07_1	D	F
14	P47 X1A INT14_2	D	G
15	MD0	Н	D
16	PE0 MD1	C	Е
17	P11 AN01 SIN1_1 INT02_1 FRCK0_2 AIN1_2	G*	М
18	P12 AN02 SOT1_1 (SDA1_1) TIOA6_2 IC00_2 BIN1_2	G*	L

Pin No	Pin name	I/O circuit type	Pin state type
19	P13 AN03 SCK1_1 (SCL1_1) SUBOUT_1 TIOB6_2 IC01_2 RTCCO_1	G*	L
20	ZIN1_2 P14 AN04 SIN0_1 INT03_1		М
	SCK0_1 (SCL0_1) IC02_2 P15	_	
21	AN05 SOT0_1 (SDA0_1) INT14_0 IC03_2	G*	М
22	P23 AN12 SCK0_0 (SCL0_0) TIOA7_1 DTTI0X_1 AIN1_1	G*	L
23	P22 AN13 SOT0_0 (SDA0_0) TIOB7_1 ZIN1_1	G*	L
24	P21 AN14 SIN0_0 INT06_1 BIN1_1	G*	М
25	VCC	-	-
26	VSS	-	-



MB9B120J Series

Pin No	Pin name	I/O circuit type	Pin state type	
27	AVRL	-	-	
28	AVRH	-	-	
29	P01	Е	Т	
29	SWCLK	E	Ι	
20	P03	Е	т	
30	SWDIO	E	Ι	
21	P04	Б	т	
31	SWO	E	Ι	
	POF			
	NMIX			
32	SUBOUT_0	Е	Н	
	CROUT_1			
	RTCCO_0			

*: 5V tolerant I/O

List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin function	Pin name	Function description	Pin No
	AN01		17
	AN02		18
	AN03		19
ADC	AN04	A/D converter analog input pin.	20
ADC	AN05	ANxx describes ADC ch.xx.	21
	AN12		22
	AN13		23
	AN14		24
Base Timer 0	TIOA0_1	Base timer ch.0 TIOA pin	1
Base Timer 1	TIOA1_1	Base timer ch.1 TIOA pin	2
Base Timer 2	TIOA2_1	Base timer ch.2 TIOA pin	3
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	4
Base Timer 4	TIOA4_1	Base timer ch.4 TIOA pin	5
Base Timer 5	TIOA5_1	Base timer ch.5 TIOA pin	6
Den Timer (TIOA6_2	Base timer ch.6 TIOA pin	18
Base Timer 6	TIOB6_2	Base timer ch.6 TIOB pin	19
Base Timer 7	TIOA7_1	Base timer ch.7 TIOA pin	22
Base Timer /	TIOB7_1	Base timer ch.7 TIOB pin	23
	SWCLK	Serial wire debug interface clock input pin	29
Debugger	SWDIO	Serial wire debug interface data input / output pin	30
	SWO	Serial wire viewer output pin	31
	INT02_1	External interrupt request 02 input pin	17
	INT03_1	External interrupt request 03 input pin	20
	INT06_1	External interrupt request 06 input pin	24
	INT07_0		1
External	INT07_1	External interrupt request 07 input pin	13
Interrupt	INT14_0		21
	INT14-2	External interrupt request 14 input pin	14
	INT18_2	External interrupt request 18 input pin	3
	INT19_2	External interrupt request 19 input pin	5
	NMIX	Non-Maskable Interrupt input pin	32


Pin function	Pin name	Function description	Pin No
	P01		29
	P03		30
	P04	General-purpose I/O port 0	31
	P0F		32
	P11		17
	P12		18
	P13	General-purpose I/O port 1	19
	P14		20
	P15		21
	P21		24
	P22	General-purpose I/O port 2	23
GPIO	P23		23
0110	P3A		1
	P3B		2
	P3C		3
	P3D	General-purpose I/O port 3	4
	P3E		5
	P3F	-	6
	P46	General-purpose I/O port 4	13
	P40 P47		13
	PE0		14
	PE2	General purpose I/O port F	10
	PE3	General-purpose I/O port E	10
	SIN0_0	Multi-function serial interface ch.0 input pin	24
	SIN0_1 SOT0_0	Multi-function serial interface ch.0 output pin.	20
	(SDA0_0)	This pin operates as SOT0 when it is used in a	23
	SOT0_1	UART/CSIO/LIN (operation modes 0 to 3) and as SDA0	21
Multi-function	(SDA0_1)	when it is used in an I^2C (operation mode 4).	21
Serial 0	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I^2C (operation mode 4).	22
	SCK0_1 (SCL0_1)	Multi-function mode 1). Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I^2C (operation mode 4).	20
	SIN1_1	Multi-function serial interface ch.1 input pin	17
Multi-function	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/LIN (operation modes 0,1,3).	18
Serial 1	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an I^2C (operation mode 4).	19

Pin function	Pin name	Function description	Pin No
SIN2_0		Multi-function serial interface ch.2 input pin	3
Multi-function Serial 2	SOT2_0 (SDA2_0)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode 4).	2
	SCK2_0 (SCL2_0)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an I ² C (operation mode 4).	1
	SIN5_1	Multi-function serial interface ch.5 input pin	6
Multi-function Serial 5	SOT5_1 (SDA5_1)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I^2C (operation mode 4).	5
	SCK5_1 (SCL5_1)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4).	4
	DTTI0X_0	Input signal of waveform generator to control outputs	13
	DTTI0X_1	RTO00 to RTO05 of Multi-function timer 0.	22
	FRCK0_0	16-bit free-run timer ch.0 external clock input pin	1
	FRCK0_2		17
	IC00_0		2
	IC00_2		18
	IC01_0	16-bit input capture input pin of Multi-function timer 0.	3
	IC01_2	ICxx describes channel number.	19
	IC02_0		4
	IC02_2		20
	IC03_2		21
Multi-function Timer 0	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	1
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	2
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	3
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	4
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	5
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	6


FUĴĨTSU


Pin function	Pin name	Function description	Pin No
	AIN1_0	•	4
	AIN1_1	QPRC ch.1 AIN input pin	22
	AIN1_2		17
Quadrature	BIN1_0		5
Position/	BIN1_1	QPRC ch.1 BIN input pin	24
Revolution Counter	BIN1_2		18
	ZIN1_0		6
	ZIN1_1	QPRC ch.1 ZIN input pin	23
	ZIN1_2		19
	RTCCO_0		32
	RTCCO_1	0.5 seconds pulse output pin of Real-time clock	19
	RTCCO_2		1
Real-time clock	SUBOUT_0		32
	SUBOUT_1	Sub clock output pin	19
	SUBOUT_2		1
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	12
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	15
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	16
DOWED	VCC	Analog/Digital Power supply Pin	7
POWER	VCC	Analog/Digital Power supply Pin	25
	VSS	Analog/Digital GND Pin	9
GND	VSS	Analog/Digital GND Pin	26
	X0	Main clock (oscillation) input pin	10
	X0A	Sub clock (oscillation) input pin	13
CLOCK	X1	Main clock (oscillation) I/O pin	11
	X1A	Sub clock (oscillation) I/O pin	14
	CROUT_1	Built-in high-speed CR-osc clock output port	32
Analog POWER	AVRH	A/D converter analog reference voltage input pin	28
Analog			27
GND	AVRL	A/D converter analog reference voltage input pin	27

■ I/O CIRCUIT TYPE



ÍTSU





Туре	Circuit	Remarks
G	P-ch P-ch Digital output P-ch P-ch Digital output N-ch Digital output	 CMOS level output CMOS level hysteresis input With input control Analog input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA Available to control of PZR registers. When this pin is used as an I²C pin, the digital output P-ch transistor is always off
Н	Mode input	CMOS level hysteresis input

HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

• Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

• Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

• Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

• Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-2Ea



Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

• Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

• Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

• Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

• Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

• Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

• Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.
- Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

• Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

- (2) Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf



HANDLING DEVICES

• Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ μ s when there is a momentary fluctuation on switching the power supply.

• Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

• Sub crystal oscillator


This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

- Surface mount type Size : More than 3.2mm × 1.5mm Load capacitance : Approximately 6pF to 7pF
- Lead type Load capacitance : Approximately 6pF to 7pF

• Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.


Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.



- Handling when using Multi-function serial pin as I²C pin If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.
- C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7μ F would be recommended for this series.



• Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

• Notes on power-on

Turn power on/off in the following order or at the same time.

Turning on : VCC \rightarrow AVRH

Turning off : AVRH \rightarrow VCC

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

 Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.

FUITSU

BLOCK DIAGRAM




MEMORY SIZE

See " ● Memory size" in "■PRODUCT LINEUP" to confirm the memory size.

MEMORY MAP


Memory Map (1)



FU

ÍTSU

• Memory Map (2)



* : See "MB9A420L/120L/MB9B120J Series FLASH PROGRAMMING MANUAL" to confirm the detail of Flash memory.

Penpheral Address		Due	Parinharala		
Start address	End address	Bus	Peripherals		
0x4000_0000	0x4000_0FFF	AHB	Flash memory I/F register		
0x4000_1000	0x4000_FFFF		Reserved		
0x4001_0000	0x4001_0FFF	-	Clock/Reset Control		
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer		
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer		
0x4001_3000	0x4001_4FFF		Reserved		
0x4001_5000	0x4001_5FFF		Dual Timer		
0x4001_6000	0x4001_FFFF		Reserved		
0x4002_0000	0x4002_0FFF		Multi-function timer unit0		
0x4002_1000	0x4002_3FFF		Reserved		
0x4002_4000	0x4002_4FFF		PPG		
0x4002_5000	0x4002_5FFF		Base Timer		
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter		
0x4002_7000	0x4002_7FFF		A/D Converter		
0x4002_8000	0x4002_DFFF		Reserved		
0x4002_E000	0x4002_EFFF		Built-in CR trimming		
0x4002_F000	0x4002_FFFF		Reserved		
0x4003_0000	0x4003_0FFF		External Interrupt Controller		
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function		
0x4003_2000	0x4003_2FFF		Reserved		
0x4003_3000	0x4003_3FFF]	GPIO		
0x4003_4000	0x4003_4FFF		Reserved		
0x4003_5000	0x4003_57FF	APB2	Low-Voltage Detector		
0x4003_5800	0x4003_7FFF		Reserved		
0x4003_8000	0x4003_8FFF]	Multi-function serial Interface		
0x4003_9000	0x4003_AFFF		Reserved		
0x4003_B000	0x4003_BFFF		Real-time clock		
0x4003_C000	0x4003_FFFF		Reserved		
0x4004_0000	0x4005_FFFF		Reserved		
0x4006_0000	0x4006_0FFF	AHB	DMAC register		
0x4006_1000	0x41FF_FFFF	1	Reserved		

Peripheral Address Map

MB9B120J Series

■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

• INITX=0

This is the period when the INITX pin is the "L" level.

• INITX=1

This is the period when the INITX pin is the "H" level.

• SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "0".

• SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "1".

- Input enabled Indicates that the input function can be used.
- Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

• Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

- Setting disabled Indicates that the setting is disabled.
- Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

• Analog input is enabled Indicates that the analog input is enabled.

• List of Pin Status

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	TIMER mode, RTC mode or STOP mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
А	Main crystal oscillator input pin / External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
В	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0" or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ¹ , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ¹ , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ¹ , Hi-Z / Internal input fixed at "0"
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	TIMER mode, RTC mode or STOP mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1		X = 1
		-	-	-	-	SPL = 0	SPL = 1
F	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
G	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0" or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state / When oscillation stops* ² , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops* ² , Hi-Z / Internal input fixed at "0"
Н	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"

PRELIMINARY

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	TIMER mode, RTC mode or STOP mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX = 0 INITX = 1		INITX = 1		X = 1
		-	-	-	-	SPL = 0	SPL = 1
Ι	Serial wire debug selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous state	Maintain previous . state	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at "0"
J	Resource selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal
	GPIO selected						input fixed at "0"
K	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
L	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled			
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal
	GPIO selected						input fixed at "0"

PRELIMINARY

MB9B120J Series

	Pin status type	Function group	Power-on reset or low-voltage detection state	or low-voltage input state reset state SLEEP mode state		RTC m	t mode, node or ode state	
	۵.		Power supply unstable	Power su	pply stable	Power supply stable	Power su	pply stable
			-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1
			-	-	-	-	SPL = 0	SPL = 1
		Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled			
	М	External interrupt enabled selected Resource other				Maintain previous	Maintain previous	Maintain previous state
		than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	state	1 1	

*1 : Oscillation is stopped at Sub TIMER mode, Low-speed CR TIMER mode, RTC mode, STOP mode.

*2 : Oscillation is stopped at STOP mode.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Boromotor	Symbol	Ra	iting	Unit	Bomorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage* ^{1, *2}	V _{CC}	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Analog reference voltage ^{*1, *3}	AVRH	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Input voltage ^{*1}	VI	V _{SS} - 0.5	$\begin{array}{c} V_{CC} + 0.5 \\ (\leq 6.5 V) \end{array}$	v	
		V _{SS} - 0.5	$V_{SS} + 6.5$	V	5V tolerant
Analog pin input voltage* ¹	V _{IA}	V _{SS} - 0.5	$V_{CC} + 0.5$ ($\leq 6.5V$)	v	
Output voltage* ¹	Vo	V _{SS} - 0.5	$\frac{\text{Vcc} + 0.5}{(\leq 6.5\text{V})}$	v	
"T " 1 1	т		10	mA	4mA type
"L" level maximum output current* ⁴	I _{OL}	-	20	mA	12mA type
IIT II 1. 1 	т		4	mA	4mA type
"L" level average output current* ⁵	I _{OLAV}	-	12	mA	12mA type
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current* ⁶	$\sum I_{OLAV}$	-	50	mA	
"H" level maximum output current*4			- 10	mA	4mA type
H level maximum output current*	I _{OH}	-	- 20	mA	12mA type
"TT" 11	т		- 4	mA	4mA type
"H" level average output current* ⁵	I _{OHAV}	-	- 12	mA	12mA type
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current* ⁶	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	P _D	-	350	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

*1 : These parameters are based on the condition that $V_{SS} = 0V$.

*2 : V_{CC} must not drop below V_{SS} - 0.5V.

*3 : Ensure that the voltage does not to exceed V_{CC} + 0.5 V, for example, when the power is turned on.

*4 : The maximum output current is the peak value for a single pin.

*5 : The average output is the average current for a single pin over a period of 100 ms.

*6 : The total average output current is the average current for all pins over a period of 100 ms.

<WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

						$(V_{SS} =$	= AVRL $=$ 0.0V)
Dor	ameter	Symbol	Conditions	Va	lue	Unit	Remarks
Fal	ameter	Symbol	Conditions	Min	Min Max		Remains
Power supply	voltage	V _{CC}	-	2.7	5.5	V	
A		AVRH	-	2.7	V _{CC}	V	
Analog refere	Analog reference voltage		-	VSS	VSS	V	
Smoothing capacitor		Cs	-	1	10	μF	For regulator*
Omenating	EDT 220 M20		When mounted on four-layer PCB	- 40	+ 105	°C	
Operating temperature	FPT-32P-M30, LCC-32P-M19	Та	When mounted on double-sided single-layer PCB	- 40	+ 85	°C	

2. Recommended Operating Conditions

 *: See "• C Pin" in "■HANDLING DEVICES" for the connection of the smoothing capacitor.

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

3. DC Characteristics

(1) Current Rating

	-		$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = A$				$0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin	Conditions		lue	Unit	Remarks
	Cynioon	name		Тур	Max	Orme	
				27	TBD	mA	CPU : 72MHz, Peripheral : 36MHz Instruction on Flash *1
			Normal operation (PLL)	19	TBD	mA	CPU:72MHz, Peripheral : the clock stops NOP operation Instruction on Flash *1
	I _{CC}			23	TBD	mA	CPU : 72MHz, Peripheral : 36MHz Instruction on RAM *1
			Normal operation (built-in high-speed CR)	2.2	TBD	mA	CPU/ Peripheral : 4MHz* ² Instruction on Flash *1
			Normal operation (sub oscillation)	73	TBD	μΑ	CPU/ Peripheral : 32kHz Instruction on Flash *1
			Normal operation (built-in low-speed CR)	105	TBD	μΑ	CPU/ Peripheral : 100kHz Instruction on Flash *1
-	Ţ	VCC	SLEEP operation (PLL)	17	TBD	mA	Peripheral : 36MHz *1
Power supply current			SLEEP operation (built-in high-speed CR)	1.3	TBD	mA	Peripheral : 4MHz* ² *1
	I _{CCS}		SLEEP operation (sub oscillation)	64	TBD	μΑ	Peripheral : 32kHz *1
			SLEEP operation (built-in low-speed CR)	80	TBD	μΑ	Peripheral : 100kHz *1
	I _{CCH}		STOP mode	12	TBD	μΑ	Ta = + 25°C, When LVD is off *1
	ICCH			-	TBD	μΑ	$Ta = +105^{\circ}C$, When LVD is off *1
	I _{CCT}		TIMER mode	15	TBD	μΑ	Ta = + 25°C, When LVD is off *1
	*CCT		(sub oscillation)	-	TBD	μΑ	$Ta = + 105^{\circ}C,$ When LVD is off *1
	I _{CCR}		RTC mode	13	TBD	μΑ	Ta = + 25°C, When LVD is off *1
	+CCR		(sub oscillation)	-	TBD	μΑ	Ta = + 105°C, When LVD is off *1

FUĴĨTSU

MB9B120J Series

- *1: When all ports are fixed.
- *2: When setting it to 4MHz by trimming.

• LVD current

			/ to 5.5V, V	$V_{\rm SS} = AVR$	L = 0V, T	$a = -40^{\circ}C \text{ to } + 105^{\circ}C)$		
Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks	
Falameter	Symbol	name	Conditions	Тур	Max	Unit	Remarks	
Low-Voltage detection	T	NCC	A.4	0.13	TBD	μΑ	For occurrence of reset	
circuit (LVD) power supply current	I _{CCLVD}	VCC	At operation	0.13	TBD	μΑ	For occurrence of interrupt	

• Flash memory current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Doromotor	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	name	Conditions	Тур	Max	Unit		
Flash memory write/erase current	I _{CCFLASH}	VCC	At Write/Erase	9.5	11.2	mA		

• A/D convertor current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Falameter	Symbol	name	Conditions	Тур	Max	Unit	Remains
Power supply current	I _{CCAD}	VCC	At operation	0.7	TBD	mA	
Reference power supply	T	AVRH	At operation	1.1	TBD	mA	AVRH=5.5V
current (AVRH)	I _{CCAVRH}	Аукп	At stop	0.1	TBD	μΑ	

FUJITSU

(2) Pin Characteristics

			$(V_{CC} = 2.7)$	V to 5.5V, V _S	s = AV	RL = 0V, Ta =	= - 40°C	C to + 105°C)
Parameter	Symbol	Pin name	Conditions		Value	1	Unit	Remarks
Falameter	Symbol	Finnanie	Conditions	Min	Тур	Max	Offic	ITEIIIaIK5
"H" level input voltage (hysteresis	V _{IHS}	CMOS hysteresis input pin, MD0, MD1	-	$V_{CC} imes 0.8$	-	V _{CC} + 0.3	v	
input)		5V tolerant input pin	-	$V_{CC} \times 0.8$	-	$V_{SS} + 5.5$	v	
"L" level input voltage (hysteresis	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	V _{SS} - 0.3	-	$V_{CC} imes 0.2$	v	
input)		5V tolerant input pin	-	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	v	
"H" level	V _{OH}	4mA type	$V_{CC} \ge 4.5 \text{ V}, \\ I_{OH} = -4\text{mA} \\ V_{CC} < 4.5 \text{ V}, \\ I_{OH} = -2\text{mA} \\ \end{cases}$	V _{CC} - 0.5	-	V _{CC}	v	
output voltage	V OH	12mA type	$V_{CC} \ge 4.5 \text{ V}, \\ I_{OH} = -12\text{mA} \\ V_{CC} < 4.5 \text{ V}, \\ I_{OH} = -8\text{mA} \\ \end{cases}$	V _{CC} - 0.5	-	V _{CC}	v	
"L" level output	V _{OL}	4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 4\text{mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 2\text{mA}$	V _{SS}	-	0.4	v	
voltage	♥ OL	12mA type	$V_{CC} \ge 4.5 \text{ V}, \\ I_{OL} = 12\text{mA} \\ V_{CC} < 4.5 \text{ V}, \\ I_{OL} = 8\text{mA} \\ \end{cases}$	V _{SS}	-	0.4	v	
Input leak current	I _{IL}	-	-	- 5	-	+ 5	μΑ	
Pull-up			$V_{CC} \!\geq\! 4.5 \ V$	33	50	90		
resistance value	R _{PU}	Pull-up pin	$V_{\rm CC} < 4.5 \ {\rm V}$	-	-	180	kΩ	
Input capacitance	C _{IN}	Other than VCC, VSS, AVRH, AVRL	-	-	5	15	pF	


4. AC Characteristics

(1) Main Clock Input Characteristics

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 10^{\circ}C \text{ to } $											
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks				
Falameter	Symbol	name	Conditions	Min	Max	Unit	Remarks				
			$V_{CC}\!\geq\!4.5V$	4	48	MHz	When crystal oscillator				
Input frequency	F _{CH}		$V_{CC} < 4.5V$	4	20	IVIIIZ	is connected				
Input frequency	1 CH		1				-	4	48	MHz	When using external Clock
Input clock cycle	t _{CYLH}	X0, X1	-	20.83	250	ns	When using external Clock				
Input clock pulse width	-		Pwh/tcylh, Pwl/tcylh	45	55	%	When using external Clock				
Input clock rise time and fall time	t _{CF,} t _{CR}		-	-	5	ns	When using external Clock				
	F _{CM}	-	-	-	72	MHz	Master clock				
Internal operating	F _{CC}	-	-	-	72	MHz	Base clock (HCLK/FCLK)				
clock*1 frequency	F _{CP0}	-	-	-	40	MHz	APB0 bus clock* ²				
	F _{CP1}	-	-	-	40	MHz	APB1 bus clock* ²				
	F _{CP2}	-	-	-	40	MHz	APB2 bus clock* ²				
Internal consti	t _{CYCC}	-	-	13.8	-	ns	Base clock (HCLK/FCLK)				
Internal operating	t _{CYCP0}	-	-	25	-	ns	APB0 bus clock* ²				
clock* ¹ cycle time	t _{CYCP1}	-	-	25	-	ns	APB1 bus clock* ²				
	t _{CYCP2}	-	-	25	-	ns	APB2 bus clock* ²				

*1: For more information about each internal operating clock, see "Chapter : Clock" in "FM3 Family PERIPHERAL MANUAL".

*2: For about each APB bus which each peripheral is connected to, see "BLOCK DIAGRAM" in this data sheet.




FUĬĪTSU

(2) Sub Clock Input Characteristics

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +$											
Symbol	Pin	Conditiona		Value		Linit	Remarks				
Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks				
							When crystal				
		-	-	32.768	-	kHz	oscillator is				
F _{CL}	VOA						connected*				
			30		100	1/11/7	When using				
	,	-	32	-	100	KIIZ	external clock				
+	AIA		10		21.25		When using				
I _{CYLL}		-	10	-	51.25	μs	external clock				
		Pwh/tcyll,	45		55	0/	When using				
-		PwL/tcyll		-		%	external clock				
		F _{CL} F _{CL} X0A, X1A	Symbol name Conditions F _{CL}	SymbolPin nameConditions F_{CL} A_{L} Min F_{CL} $X0A,$ X1A $ 32$ t_{CYLL} $I0$ $PwH/tCYLL,$ 45	SymbolPin nameConditionsValueMinTyp F_{CL} $A_{AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA$	SymbolPin nameConditionsValueMinTypMax F_{CL} $XOA,$ X1A t_{CYLL} X1A-32- $P_{WH/tCYLL},$ 45-55	SymbolPin nameConditions $\overline{\text{Min}}$ $\overline{\text{Value}}$ UnitMinTypMaxUnit F_{CL} $\overline{\text{Min}}$ $\overline{\text{Typ}}$ Max F_{CL} $\overline{\text{X0A}}$ 32.768-kHz T_{CYLL} $\overline{\text{X1A}}$ -32-100kHz T_{CYLL} $\overline{\text{PwH/tCYLL}}$ 45-55%				

* : See "• Sub crystal oscillator" in "■HANDLING DEVICES" for the crystal oscillator used.



(3) Built-in CR Oscillation Characteristics

• Built-in Hig	gn-speed C		2 71	I to 5 5	W V.	– 0V Ta	$= -40^{\circ}C \text{ to } + 105^{\circ}C)$	
			<u>c – 2.7 v</u>	Value				
Parameter	Symbol	Conditions	Min			Unit	Remarks	
		$Ta = +25^{\circ}C,$ 3.6V < V _{CC} \leq 5.5V	3.92	4	4.08			
		Ta =0°C to + 85°C, 3.6V < $V_{CC} \le 5.5V$	3.9	4	4.1			
		Ta = - 40°C to + 105°C, 3.6V < $V_{CC} \le 5.5V$	3.88	4	4.12		When trimming ^{*1}	
Clock frequency	F _{CRH}	$Ta = +25^{\circ}C,$ 2.7V $\leq V_{CC} \leq 3.6V$	3.94	4	4.06	MHz		
	CKII	$Ta = -20^{\circ}C \text{ to } + 85^{\circ}C, \\ 2.7V \le V_{CC} \le 3.6V$	3.92	4	4.08			
		Ta = -20° C to $+105^{\circ}$ C, $2.7V \le V_{CC} \le 3.6V$	3.9	4	4.1			
		Ta = -40° C to $+105^{\circ}$ C, $2.7V \le V_{CC} \le 3.6V$	3.88	4	4.12			
		$Ta = -40^{\circ}C \text{ to} + 105^{\circ}C$	2.8	4	5.2		When not trimming	
Frequency stabilization time	t _{CRWT}	_	-	-	30	μs	*2	

Built-in High-speed CR

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

*2: This is time from the trim value setting to stable of the frequency of the High-speed CR clock. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

• Built-in Low-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Pomorko
Falameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	F _{CRL}	-	50	100	150	kHz	

(4-1) Operating Conditions of Main and PLL

(In the case of using main clock for input of PLL)

		(V	$T_{\rm CC} = 2$	2.7V to	5.5V, V _{SS}	$= 0$ V, Ta $= -40^{\circ}$ C to $+105^{\circ}$ C)
Parameter	Symbol	Value			Unit	Remarks
Falameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	4	-	16	MHz	
PLL multiple rate	-	5	-	37	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	75	-	150	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	72	MHz	

*1: Time from when the PLL starts operating until the oscillation stabilizes.

*2: For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

(4-2) Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of main PLL) (Vec = 2.7V to 5.5V Vec = 0V Ta = -40°C to + 105°C)

		(V_C)	c = 2.7	v to 5.5	$v, v_{SS} = 0$	$V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Value			Unit	Remarks
Falameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	3.8	4	4.2	MHz	
PLL multiple rate	-	19	-	35	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	72	-	150	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	72	MHz	

*1: Time from when the PLL starts operating until the oscillation stabilizes.

*2: For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".


Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.

(5) Reset Input Characteristics

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}\text{C to} + 105^{\circ}\text{C}$											
Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks				
i alameter	Symbol	name	Conditions	Min	Max	Onic	I CITIAL KS				
Reset input time	t _{INITX}	INITX	-	500	-	ns					

(6) Power-on Reset Timing

		(V _{CC}	$_{\rm C} = 2.7 {\rm V}$ to 5.5	$V, V_{SS} = 0V,$	$Ta = -40^{\circ}$	$C \text{ to } + 105^{\circ}\text{C}$
Parameter	Symbol	Pin	Value		Unit	Remarks
Falameter	Symbol	name	Min	Max	Unit	Nemarks
Power supply rising time	Tr		0	-	ms	
Power supply shut down time	Toff	VCC	1	-	ms	
Time until releasing Power-on reset	Tprt		TBD	TBD	ms	



Glossary

 $\label{eq:VCC_minimum} \bullet \mbox{ VCC_minimum } : \mbox{Minimum } V_{CC} \mbox{ of recommended operating conditions}.$

• LVDL_minimum : Minimum detection voltage of Low-Voltage detection reset.


See "6. Low-Voltage Detection Characteristics".

FUĬĨTSU

(7) Base Timer Input Timing

• Timer input timing


	•		$(V_{CC} = 2.7)$	V to 5.5V, V	ss = 0V, Ta =	= - 40°C	$C \text{ to } + 105^{\circ}\text{C}$
Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Falametei	Symbol	Finnanie	Conditions	Min	Max	Onit	Remarks
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns	



• Trigger input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Doromotor	Symbol	Din nomo	Conditiona	Val	ue	Unit	Bomorko
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
Input pulse width	t _{TRGH} , t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns	



Note: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which Base Timer is connected to, see "BLOCK DIAGRAM" in this data sheet.

(8) CSIO Timing

• Synchronous serial (SPI = 0, SCINV = 0)

			$(V_{CC} = 2)$.7V to 5.5V	$V_{\rm SS}=0$	V, Ta = - 40	0° C to + 1	$105^{\circ}C)$	
Parameter	Symbol	Pin	Conditions	$V_{\rm CC}$ < 4	$V_{CC} < 4.5V$		$V_{CC} \ge 4.5V$		
Falameter	Symbol	name	ame		Max	Min	Max	Unit	
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns	
SIN \rightarrow SCK \uparrow setup time	t _{IVSHI}	SCKx, SINx	clock operation	50	-	30	-	ns	
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx, SOTx	External shift clock	-	50	-	30	ns	
SIN \rightarrow SCK \uparrow setup time	t _{IVSHE}	SCKx, SINx	operation	10	-	10	-	ns	
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns	
SCK falling time	tF	SCKx		-	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	ns	

Notes: • The above characteristics apply to CLK synchronous mode.


t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.


FUJITSU

- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{pF}$.

PRELIMINARY

MB9B120J Series





			$(V_{CC} = 2)$.7V to 5.5V	$V_{\rm SS}=0$	V, Ta = -40	0° C to + 1	.05°C)
Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	4.5V	V _{CC} ≥	Unit	
Falallietei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLI}	SCKx, SINx	clock operation	50	-	30	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVE}	SCKx, SOTx	External shift	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	clock operation	10	-	10	I	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		_	5	_	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

• Synchronous serial (SPI = 0, SCINV = 1)

Notes: • The above characteristics apply to CLK synchronous mode.


 t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.


FUJITSU

- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.

PRELIMINARY

MB9B120J Series





		-	$(V_{CC} = 2)$.7V to 5.5V	$V_{\rm SS}=0$	V, Ta = -40	0° C to + 1	l05°C)
Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	4.5V	V _{CC} ≥	4.5V	Unit
Falameter	Symbol	name		Min	Max	Min	Max	Onit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t _{SLIXI}	SCKx, SINx	operation	0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVE}	SCKx, SOTx	External shift	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx, SINx	clock operation	10	-	10	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

• Synchronous serial (SPI = 1, SCINV = 0)

Notes: • The above characteristics apply to CLK synchronous mode.


 t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.


FUJITSU

- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{pF}$.

MB9B120J Series

PRELIMINARY





		-	$(V_{CC} = 2)$.7V to 5.5V	$V_{\rm SS} = 0$	V, Ta = -40	0° C to + 1	05°C)
Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	4.5V	V _{CC} ≥	4.5V	Unit
Falametei	Symbol	name	name		Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN \rightarrow SCK \uparrow setup time	t _{IVSHI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXI}	SCKx, SINx	operation	oration 0		0	-	ns
SOT \rightarrow SCK \uparrow delay time	t _{SOVHI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVE}	SCKx, SOTx	External shift	-	50	-	30	ns
SIN \rightarrow SCK \uparrow setup time	t _{IVSHE}	SCKx, SINx	clock operation	10	-	10	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

• Synchronous serial (SPI = 1, SCINV = 1)

Notes: • The above characteristics apply to CLK synchronous mode.


 t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.


FUJITSU

- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{pF}$.

MB9B120J Series


PRELIMINARY





• External clock (EXT = 1) : asynchronous only

		($V_{\rm CC} = 2.7 \text{V}$ to 5.5 V	$V_{SS} = 0V, Ta =$	- 40°C	$to + 105^{\circ}C)$
Parameter	Symbol	Conditions	Valu	e	Lloit	Remarks
Falameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock "L" pulse width	t _{SLSH}		$t_{CYCP} + 10$	-	ns	
Serial clock "H" pulse width	t _{SHSL}	$C_L = 30 pF$	$t_{CYCP} + 10$	-	ns	
SCK falling time	tF	$C_L = 50 pr$	-	5	ns	
SCK rising time	tR		-	5	ns	




(9) External Input Timing

			(V _C	$_{\rm C} = 2.7 \text{V}$ to 5.5 V	/, V _{SS} =	= 0V, 7	$fa = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Falameter	Symbol	Fin hame	Conditions	Min	Max	Unit	Remarks
		FRCKx	-	2t _{CYCP} * ¹	-	ns	Free-run timer input clock
		ICxx					Input capture
Input pulse width	t _{INH,}	DTTIxX	-	$2t_{CYCP}^{*1}$	-	ns	Wave form generator
	t _{INL}	INT02, INT03, INT06, INT07,		$2t_{CYCP} + 100 \ast^1$	-	ns	
			-	500* ²	-	ns	External interrupt, NMI

*1 : t_{CYCP} indicates the APB bus clock cycle time except stop when in STOP mode, in TIMER mode. About the APB bus number which, Multi-function Timer, External interrupt is connected to, see "■BLOCK DIAGRAM" in this data sheet.

*2 : When in STOP mode, in TIMER mode.




FUĴĨTSU


		$(V_{CC} = 2.7)$	7V to 5.5V, $V_{SS} = 0^{\circ}$	V, Ta = -40° C to	$+ 105^{\circ}C)$
Parameter	Symbol	Conditions	Va	lue	Unit
raiametei Symbol		Conditions	Min	Max	Onit
AIN pin "H" width	t _{AHL}	-			
AIN pin "L" width	t _{ALL}	-			
BIN pin "H" width	t _{BHL}	-			
BIN pin "L" width	t _{BLL}	-			
Time from AIN pin "H"		PC_Mode2 or			
level to BIN rise	t _{AUBU}	PC_Mode3			
Time from BIN pin "H"		PC_Mode2 or			
level to AIN fall	t _{BUAD}	PC_Mode3			
Time from AIN pin "L"	4	PC_Mode2 or			
level to BIN fall	t _{ADBD}	PC_Mode3			
Time from BIN pin "L"	t	PC_Mode2 or			
level to AIN rise	t _{BDAU}	PC_Mode3			
Time from BIN pin "H"	t	PC_Mode2 or			ns
level to AIN rise	t _{BUAU}	PC_Mode3	- 2t _{CYCP} *		
Time from AIN pin "H"	t	PC_Mode2 or	ZICYCP	-	115
level to BIN fall	t _{AUBD}	PC_Mode3			
Time from BIN pin "L"	t	PC_Mode2 or			
level to AIN fall	t _{BDAD}	PC_Mode3			
Time from AIN pin "L"	t	PC_Mode2 or			
level to BIN rise	t _{ADBU}	PC_Mode3			
ZIN pin "H" width	t _{ZHL}	QCR:CGSC="0"			
ZIN pin "L" width	t _{ZLL}	QCR:CGSC="0"			
Time from determined ZIN					
level to AIN/BIN rise and	t _{ZABE}	QCR:CGSC="1"			
fall					
Time from AIN/BIN rise		QCR:CGSC="1"			
and fall time to determined	and fall time to determined t_{ABEZ}				
ZIN level					


(10) Quadrature Position/Revolution Counter Timing


*: t_{CYCP} indicates the APB bus clock cycle time except stop when in STOP mode, in TIMER mode. About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "BLOCK DIAGRAM" in this data sheet.



MB9B120J Series







FUĴITSU

(11) I²C Timing

		(V _{C0}	$_{\rm C} = 2.7 {\rm V}$ to	<u>5.5V, V</u>	$V_{\rm SS} = 0 \rm V, T$	Га = - 4	0°C t	o + 105°C)
Parameter	Symbol	Symbol Conditions		mode	High-s moc		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0	-	0.6	-	μs	
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μs	
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SUSTA}		4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	$C_L = 30 pF,$ $R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9* ³	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		250	-	100	-	ns	
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{SUSTO}		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs	
		$8MHz \le t_{CYCP} \le 40MHz$	$2 t_{CYCP} *^4$	-	$2 t_{CYCP}^{*4}$	-	ns	*5
Noise filter	t _{SP}	$40MHz < t_{CYCP} \le 60MHz$	$3 t_{CYCP} *^4$	-	$3 t_{CYCP}^{*4}$	-	ns	*5
		$60MHz < t_{CYCP} \le 72MHz$	$4 t_{CYCP}^{*4}$	-	$4 t_{CYCP}^{*4}$	-	ns	*5

*1 :R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

*2 :The maximum t_{HDDAT} must satisfy that it doesn't extend at least "L" period (t_{LOW}) of device's SCL signal.

*3 :A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$ ns".


*4 : t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I^2C is connected to, see "**B**LOCK DIAGRAM" in this data sheet.

To use Typical mode, set the APB bus clock at 2MHz or more

To use High-speed mode, set the APB bus clock at 8MHz or more. *5 :The number of the steps of the noise filter can be changed by register settings.


Change the number of the noise filter steps according to APB bus clock frequency.



(12) SWD Timing

			$(V_{CC} = 2)$.7V to 5.5	$5V, V_{SS} =$	0V, Ta	$= -40^{\circ}C \text{ to} + 105^{\circ}C)$
Denemater Curre		Din nomo	Conditiona	Value		Unit	Demerice
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
SWDIO setup time	t _{sws}	SWCLK, SWDIO	-	15	-	ns	
SWDIO hold time	t _{SWH}	SWCLK, SWDIO	-	15	-	ns	

Note: When the external load capacitance $C_L = 30 pF$.



5. 12-bit A/D Converter

• Electrical characteristics for the A/D converter (Preliminary value)

			$(V_{CC} = 2)$	2.7V to 5	$5.5V, V_{SS} = 0^{V}$	V, Ta = - 40	0° C to + 105°C)
Parameter	Symbol	Pin name		Value	-	Unit	Remarks
Falametei	Symbol	FIIIIIailie	Min	Тур	Max	Unit	ITEIIIaIK5
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	- 4.5	-	+ 4.5	LSB	-
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	AVRH =
Zero transition voltage	V _{ZT}	AN01 to AN05, AN12 to AN14	- 20	-	+ 20	mV	AVKH = 2.7V to 5.5V
Full-scale transition voltage	V _{FST}	AN01 to AN05, AN12 to AN14	AVRH - 20	-	AVRH + 20	mV	
Conversion time	-	-	1.0^{*1}	-	-	μs	$V_{CC} \ge 4.5V$
Commilia e time	T.	Ta	*2	-	10		$V_{CC} \ge 4.5V$
Sampling time	Ts	Ts	*2	-	10	μs	$V_{CC} < 4.5V$
G 1 1 1 1 ³	T 1	T 1	50	-	1000		$V_{CC}\!\geq\!4.5V$
Compare clock cycle ^{*3}	Teek	Tcck	50	-	1000	ns	$V_{CC} < 4.5V$
State transition time to operation permission	Tstt	Tstt	1.0	-	-	μs	
Analog input capacity	C _{AIN}	-	-	-	9.7	pF	
Analog input resistance	R _{AIN}	-	-	-	1.5 2.2	kΩ	$\frac{V_{CC} \ge 4.5V}{V_{CC} < 4.5V}$
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input current	-	AN01 to AN05, AN12 to AN14	-	-	5	μΑ	
Analog input voltage	-	AN01 to AN05, AN12 to AN14	VSS	-	AVRH	V	
Pafaranaa valtaga		AVRH	2.7	-	VCC	V	
Reference voltage	-	AVRL	VSS	-	VSS	V	

*1: Conversion time is the value of sampling time (Ts) + compare time (Tc). The condition of the minimum conversion time is when the value of sampling time: 300ns, the value of sampling time: 700ns ($V_{CC} \ge 4.5V$).

Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).

For setting^{*4} of sampling time and compare clock cycle, see "Chapter: A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".


A/D Converter register is set at APB bus clock timing. Sampling and compare clock is set at Base clock (HCLK).

*2: A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1).

*3: Compare time (Tc) is the value of (Equation 2).

*4: The register setting of the A/D Converter is set at the timing of the APB bus clock. Sampling clock and compare clock are set in base clock (HCLK). About the APB bus number which A/D Converter is connected to, see "■BLOCK DIAGRAM" in this data

sheet.



FUITSU

(Equation 1) Ts \geq (R_{AIN} + Rext) × C_{AIN} × 9

Ts : Sampling time

- R_{AIN} : Input resistance of $A/D=1.5k\Omega$ at $4.5 \leq VCC \leq 5.5$
- Input resistance of A/D = $2.2k\Omega$ at $2.7 \le VCC \le 4.5$
- C_{AIN} : Input capacity of A/D = 9.7pF at 2.7 $\leq VCC \leq 5.5$
- Rext : Output impedance of external circuit


(Equation 2) $Tc = Tcck \times 14$

Tc : Compare time

Tcck : Compare clock cycle

Definition of 12-bit A/D Converter Terms

- Resolution
- : Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity
- : Deviation of the line between the zero-transition point
 - Deviation of the line between the zero-transition point
 (0b00000000000 ←→ 0b0000000001) and the full-scale transition point
 (0b11111111110 ←→ 0b1111111111) from the actual conversion characteristics.
- Differential Nonlinearity
- ty : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



6. Low-Voltage Detection Characteristics

(1) Low-Voltage Detection Reset

(T) LOW-VOILage	Dotoolic					Γ)	$a = -40^{\circ}C \text{ to } + 105^{\circ}C)$	
Parameter	Symbol	Conditions	Value			Unit	Pomarka	
Falameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	VDL	$SVHR^{*1} = 0000$	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	5VHK = 0000	2.30	2.50	2.70	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 0001$	2.39	2.60	2.81	V	When voltage drops	
Released voltage	VDH	SVHK = 0001	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 0010$	2.48	2.70	2.92	V	When voltage drops	
Released voltage	VDH	5VHK = 0010	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 0011$	2.58	2.80	3.02	V	When voltage drops	
Released voltage	VDH	SVHR = 0011	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 0100$	2.76	3.00	3.24	V	When voltage drops	
Released voltage	VDH	5VHK = 0100	Same as S	Same as SVHR = 0000 value			When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 0101$	2.94	3.20	3.46	V	When voltage drops	
Released voltage	VDH	SVHR = 0101	Same as SVHR = 0000 value			V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 0110$	3.31	3.60	3.89	V	When voltage drops	
Released voltage	VDH	SVHR = 0110	Same as S	me as SVHR = 0000 value			When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 0111$	3.40	3.70	4.00	V	When voltage drops	
Released voltage	VDH	SVHR = 0111	Same as SVHR = 0000 value			V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 1000$	3.68	4.00	4.32	V	When voltage drops	
Released voltage	VDH	SVHR = 1000	Same as S	Same as SVHR = 0000 value			When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 1001$	3.77	4.10	4.43	V	When voltage drops	
Released voltage	VDH	SVHR = 1001	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 1010$	3.86	4.20	4.54	V	When voltage drops	
Released voltage	VDH	SVHR = 1010	Same as S	SVHR = 00	000 value	V	When voltage rises	
LVD stabilization wait time	T _{LVDW}	-	-	-	$\begin{array}{c} 8160 \times \\ t_{\rm CYCP} \end{array}^{*2}$	μs		
LVD detection delay time	T _{LVDDL}	-	-	_	200	μs		

*1: SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR = 0000 by low voltage detection reset.

FUĴĬTSU

*2: t_{CYCP} indicates the APB2 bus clock cycle time.

$(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$							
Doromotor	Sumbol	Conditions	Value Value		Unit	Bomorko	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 0011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	3 V HI = 0011	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	3 V HI = 0100	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI = 0101	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	SVIII – 0101	3.04	3.30	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0110	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	SVIII = 0110	3.40	3.70	4.00	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVIII = 0111	3.50	3.80	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	3 VIII – 1000	3.77	4.10	4.43	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	3 VIII – 1001	3.86	4.20	4.54	V	When voltage rises
Detected voltage	VDL	SVHI = 1010	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	SVIII = 1010	3.96	4.30	4.64	V	When voltage rises
LVD stabilization	T _{LVDW}				$8160 \times$	110	
wait time	I LVDW	-	-	-	t _{CYCP} *	μs	
LVD detection delay time	T _{LVDDL}	-	-	-	200	μs	

(2) Interrupt of Low-Voltage Detection

*: t_{CYCP} indicates the APB2 bus clock cycle time.

7. Flash Memory Write/Erase Characteristics

			(V ₀	$_{CC} = 2.7$ V to 5.5V, Ta = - 40°C to + 105°C)		
Parameter			Value			Domorko
		Min	Тур	Typ Max		Remarks
Sector erase time	Small	_	0.63 TBD s		0	Includes write time prior to internal
Sector erase time	Sector	-	0.05		S	erase
Holf word (16 hit)	ruita tima	_	16	TDD		Not including system-level overhead
Hall word (10-bit)	Half word (16-bit) write time		16	TBD	μs	time
			5.04	TBD	6	Includes write time prior to internal
Chip erase time		-	5.04	IBD	S	erase

• Erase/write cycles and data hold time (targeted value)

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 105°C).

8. Return Time from Low-Power Consumption Mode

(1) Return Factor: Interrupt/WKUP


The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

• Return Count Time

		($V_{\rm CC} = 2.7 V$ to 5.5	V, Ta = -	40°C to + 105°C)
Parameter	Symbol	Va	lue	Unit	Remarks
Falameter	Symbol	Тур	Max*	Offic	Remains
SLEEP mode		TI	3D	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		TBD	TBD	μs	
Low-speed CR TIMER mode	Ticnt	TBD	TBD	μs	
Sub TIMER mode		TBD	TBD	μs	
RTC mode, STOP mode		TBD	TBD	μs	

*: The maximum value depends on the accuracy of built-in CR.

• Operation example of return from Low-Power consumption mode (by external interrupt*)



*: External interrupt is set to detecting fall edge.


accept

CPU

Operation

Interrupt factor clear by CPU

Start



Ticnt

• Operation example of return from Low-Power consumption mode (by internal resource interrupt*)

Active

*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes: • The return factor is different in each Low-Power consumption modes. See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL.

• When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".

(2) Return Factor: Reset


The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


• Return Count Time


		($V_{\rm CC} = 2.7 V$ to 5.5	V, Ta = -	$40^{\circ}C \text{ to} + 105^{\circ}C)$
Parameter	Symbol	Va	lue	Unit	Demerice
Falameter	Symbol	Тур	Max*	Offic	Remarks
SLEEP mode		TBD	TBD	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		TBD	TBD	μs	
Low-speed CR TIMER mode	Trent	TBD	TBD	μs	
Sub TIMER mode		TBD	TBD	μs	
RTC/STOP mode		TBD	TBD	μs	

*: The maximum value depends on the accuracy of built-in CR.

• Operation example of return from Low-Power consumption mode (by INITX)







*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.


- Notes: The return factor is different in each Low-Power consumption modes. See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL.
 - When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".
 - The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing in 4. AC Characteristics in ■ELECTRICAL CHARACTERISTICS" for the detail on the time during the power-on reset/low -voltage detection reset.
 - When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
 - The internal resource reset means the watchdog reset and the CSV reset.


■ ORDERING INFORMATION

Part number	Package
MB9BF121JPMC	Plastic • LQFP32 (0.8mm pitch), 32pin (FPT-32P-M30)
MB9BF121JWQN	Plastic • QFN32 (0.5mm pitch), 32pin (LCC-32P-M19)



PACKAGE DIMENSIONS






FU


ÍITSU

Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

PRELIMINARY

MB9B120J Series





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/*

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel : +86-21-6146-3688 Fax : +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong Tel : +852-2736-3232 Fax : +852-2314-4207 http://cn.fujitsu.com/fsp/

All Rights Reserved.

FUJITŠU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

thereof. The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales Promotion Department