

# **ML67Q5260**

# **Preliminary**

**DFT Based Fingerprint Authentication LSI** 

#### **GENERAL DESCRIPTION**

The ML67Q5260 is a single chip LSI that executes fingerprint authentication without external memory by using the embedded fingerprint authentication accelerator. This fingerprint authentication accelerator uses DFT(Discrete Fourier Transform) based algorithm licensed from Precise Biometrics, and supports AuthenTec's slide sensors and certain touch sensors from several sensor manufacturers. Besides the ML67Q5260 has the secure circuit to protect enrolled fingerprint data from unauthorized access. Thus this LSI helps customers quickly design new products that offer convenient security as far as high performance fingerprint authentication, low cost, small size and high level of security.

#### **FEATURES**

- Fingerprint authentication
  - DFT (Discrete Fourier Transform) based algorithm licensed from Precise Biometrics
    This DFT based algorithm achieves a lower FTE (False To Enrollment rate) and a higher authentication accuracy especially when a slide sensor is used, as compared to the minutiae algorithm.
- Easy-to-use

The fingerprint authentication is performed by the fingerprint authentication accelerator, which does not ask customers for so complicated control.

- No external memory

Customer's application program and up to 45 fingerprint data can be stored in the embedded Flash memory on the ML67Q5260. No external memory is required, when a slide sensor is used.

- High-speed authentication, besides low power consumption

The highly optimized fingerprint authentication accelerator achieves high-speed authentication using a low speed clock.

Authentication : < 0.8 seconds (1:1 authentication)

< 1.8 seconds (1:45 authentication)

Enrollment : < 2 seconds/finger

- Applicable fingerprint sensor

Slide sensor : AuthenTec AES1711 ( $128 \times 8$  pixels)

AuthenTec AES1751 (128 × 8 pixels)

#### • CPU

- 32-bit RISC CPU (ARM7TDMI-S)
- Little endian format
- Instruction system: A high-density 32-bit instruction and a 16-bit instruction of high-object efficiency, which is the subset of the 32-bit instruction, can be executed in mixed mode.
- General-purpose register: 32 bits x 31 registers
- Built-in barrel shifter (ALU and barrel shift operation can be executed by one instruction)
- Built-in debugging function (JTAG interface)
  The JTAG interface pin is shared with GPIO.
- Built-in Memories
  - 16 Kbyte working RAM for CPU
  - 128 Kbyte Flash ROM for application program and fingerprint template data, whose erase/rewrite times are maximum 10,000
  - 8 Kbyte Mask ROM for update of program in the Built-in Flash ROM
- Interrupt control
  - 1 FIQ resource External : 1
- 20 IRQ resources

External: 3, Internal: 17 7 priority levels for each source



- DMA controller (DMAC)
- 2 channels
- Enable to allocate multiple DMA transfer request sources for each channel.
- Channel priority: fixed mode/round robin mode
- DMA transfer mode: cycle steal mode/burst mode
- DMA request type: software requests/hardware requests
- Maximum transfer count: 65,536
- Data transfer size: 8 bits/16 bits/32 bits
- Transfer request source: CPU, SPI, Synchronous SIO, Smartcard IF

#### • GPIO

- 13 bits  $\times$  1 channel, 12 bits  $\times$  1 channel
- Enable to setting input mode or output mode for each bit
- Enable to setting as interruption source for each bit
- Interruption mode: level/edge and positive logic/negative logic

#### • Timer

- 16-bit auto reload timer × 4 channel
- Watch dog timer (WDT)
  - 16-bit timer
  - 8.389 seconds max. (when CPU operating frequency is 32 MHz)
- Enables generation of interrupt or reset by setting

#### • SIO (UART)

- Full-duplex asynchronous mode
- Built-in baud rate generator

#### • SPI

- 2 channels of full-duplex serial peripheral interfaces
- Operating mode: master mode/slave mode
- Data transfer size: 8 bits (byte) / 16 bits (word)
- Built-in 16-byte/16-word FIFO on the transmission side and the reception side
- Supports DMA transfer (master/slave mode)

### • Synchronous SIO (SSIO)

- clock synchronous serial port × 1 channel
- Data transfer size: 8 bits (byte)
- Selectable clock polarity
- Selectable LSB first or MSB first
- Operation mode: master mode/slave mode
- Supports DMAC transfer (in master mode only)
- Smart Card interface (Smartcard IF)
- ISO UART × 1 channel
- Built-in 16-byte FIFO
- Built-in parity error counter in receive mode and transmit mode at automatic retransmission
- Supports asynchronous protocol of T = 0 and T = 1 according to ISO7816 and EMV
- Built-in error detection code generation and error detection functions by hardware
- Supports DMA transfer
- USB2.0 full-speed device
- Compliant with Universal Serial Bus (USB) 2.0
- Full speed (12 Mbps)  $\times$  1 port.
- End points: 5 or 6
- Supports all data transfer types (control transfer, bulk transfer, interrupt transfer, isochronous transfer).
- Built-in SOP generation and CRC5/16 generation functions
- Access size to data transfer FIFOs: 8 bits/16 bits/32 bits

- Random number generator (RANDOM)
  - Generates 8-bit random numbers
- Clock
- Input clock: 12 MHz (oscillator connected)
- System clock (CPU operating clock): 32 MHz

System clock is generated by PLL using 12MHz clock.

- Output clock: 6/12 MHz for fingerprint sensor
- Power management
  - Power saving mode
  - •Individual module clock stop mode:

Clock operation/stop can be set for each functional block.

•HALT mode:

Only CPU clock is stopped.

•STOP mode:

All clocks are stopped, and start /stop of internal PLL and oscillator circuit are selectable.

- Package
- 63-pin WCSP Package (S-UFLGA63-4.03x4.01-0.50-W)



## **BLOCK DIAGRAM**




Figure 1 Block Diagram

## PIN LAYOUT

TESTF	PB01 (SIMVCTL0)	PB03 (SIMVCMD)	PB04 (SIMDATA)	PB06 (SIMCLK)	NTRST	VDDCORE	BSEL1	8
PA08 (SSIOTX)	PB00 (SIMDET)	VDDIO	VDDCORE	PR0	TDO	TCK	VDDIO	7
PA09 (SSIORX)	PA10 (SSIOCLK)	GNDIO	GNDCORE	GNDCORE	TDI	RTCK	GNDIO	6
AFSEL	PUCTL		PB02 (SIMVCTL1)	PB05 (SIMRST)	TMS	PA12 (SIORX)	GNDCORE	5
PB11 (CLKOUT)	GNDCORE	DP	PB08 (EXINT0)	XI	PA07 (SPI1SCK)	PA11 (SIOTX)	VDDCORE	4
VDDCORE	DM	PB09 (EXINT1)	RESETN	хо	PA00 (SPI0MOSI)	PA04 (SPI1MOSI)	PA02 (SPI0SSN)	3
VDDUSB	PB10 (VBUS)	VDDPLL	VDDIO	PA05 (SPI1MISO)	PA03 (SPI0SCK)	VDDIO	PA01 (SPI0MISO)	2
GNDUSB	PB07 (FIQ)	GNDPLL	PA06 (SPI1SSN)	TESTE	GNDIO	VDDCORE	GNDCORE	1
Н	G	F	Е	D	С	В	А	-

S-UFLGA61-4.03x4.01-0.50-W (Bottom View)

# **PIN LIST**

				Description									П
				·			Canadamy function		_	. <u>≥</u> .	t.	uc	4
Pin No.	Pin name	0/1	Polarity	Primary function  Description	O/I	Polarity	Secondary function  Description	Schmitt	PU/PD(*1)	Drive capacity	5V Tolerant	Initial direction	Initial value
D4	XI	-	-	Oscillation Pin	-	-	-	-	-	-	-	ı	-
D3	ХО	-	-	Oscillation Pin	-	-	-	-	-	-	-	0	-
E3	RESETN	I	Ν	System Reset	-	-	-	S	PU	-	-	I	-
D7	PR0	ı	Р	Built-in ROM Port0 (*2)	-	-	-	-	PU	-	-	I	-
В6	RTCK	0	-	JTAG Return Clock	-	-	-	- 4	4-	4mA	-	0	L
В7	TCK	ı	-	JTAG Test Clock	-	-	- /	-	PU	-	-	I	-
C5	TMS	ı	Р	JTAG Test Mode State	-	-	-	-	PU	-	-	I	-
C6	TDI	ı	-	JTAG Test Data In	-	-	-	-	PU	-	-	I	-
C7	TDO	0	-	JTAG Test Data Out	-	-	-	-	- ]	4mA	-	0	Н
C8	NTRST	I	Ν	JTAG Test Reset	-	-		-	PU	-	-	I	-
B5	PA12	I/O	-	General Purpose Port A12	ı	-	SIO Receive Data	-	-	4mA	-	I	-
B4	PA11	I/O	-	General Purpose Port A11	0	-	SIO Transmit Data	-	-	4mA	-	I	-
G6	PA10	I/O	-	General Purpose Port A10	I/O	-	SSIO Communication Clock	-	-	4mA	-	I	-
H6	PA09	I/O	-	General Purpose Port A9	ı	-	SSIO Receive Data	-	-	4mA	-	I	-
H7	PA08	I/O	-	General Purpose Port A8	0	- 4	SSIO Transmit Data	-	-	4mA	-	I	-
C4	PA07	I/O	-	General Purpose Port A7	I/O	-	SPI Clock for CH1	-	-	4mA	-	I	-
E1	PA06	I/O	-	General Purpose Port A6	ı	Ν	SPI Slave Select for CH1	-	-	4mA	-	Ι	-
					.,,	4	SPI Data for CH1						
D2	PA05	I/O	-	General Purpose Port A5	I/O	-	(Master Receive / Slave Transmit)	-	-	4mA	-	ı	-
В3	PA04	I/O	_	General Purpose Port A4	1/0	_	SPI Data for CH1	_	-	4mA	_	ı	_
	_				7		(Master Transmit / Slave Receive)					•	
C2	PA03	I/O	-	General Purpose Port A3	I/O	-)"	SPI Clock for CH0	-	-	4mA	-	ı	-
A3	PA02	I/O	-	General Purpose Port A2		N	SPI Slave Select for CH0	-	-	4mA	-	ı	-
A2	PA01	I/O	-	General Purpose Port A1	1/0	-	SPI Data for CH0 (Master Receive / Slave Transmit)	-	-	4mA	-	I	-
СЗ	PA00	I/O	-	General Purpose Port A0	I/O	-	SPI Data for CH0 (Master Transmit / Slave Receive)	-	-	4mA	-	I	-
H4	PB11	I/O	_	General Purpose Port B11	0	_	Clock Output (for sensor)	-	-	4mA	_	1	_
		1/0					External Interrupt Input (for USB			7111/1		•	
G2	PB10	I/O	-	General Purpose Port B10	I	-	VBUS)	S	-	4mA	Т	I	-
F3	PB09	I/O	-	General Purpose Port B09	ı	-	External Interrupt Input (for IRQ 28)	S	-	4mA	-	Ι	-
E4	PB08	I/O	-	General Purpose Port B08	ı	-	External Interrupt Input ( for IRQ 30)	S	-	4mA	-	ı	-
G1	PB07	1/0	-	General Purpose Port B07	I	-	External Interrupt Input ( for FIQ)	S	-	4mA	-	I	-
D8	PB06	1/0	-	General Purpose Port B06	0	-	Smartcard IF Clock	-	-	4mA	-	I	-
D5	PB05	1/0	150	General Purpose Port B05	0	Ν	Smartcard IF Reset	-	-	4mA	-	I	-
E8	PB04	I/O	-	General Purpose Port B04	I/O	-	Smartcard IF Serial Data	-	-	4mA	-	I	-
F8	PB03	I/O	-	General Purpose Port B03	0	-	Smartcard IF Power Control	-	-	4mA	-	ı	-
E5	PB02	I/O	-	General Purpose Port B02	0	-	Smartcard IF Voltage Control 1	-	-	4mA	-	I	-
G8	PB01	1/0	-	General Purpose Port B01	0	-	Smartcard IF Voltage Control 0	ı	-	4mA	-	-	-
G7	PB00	I/O	-	General Purpose Port B00	0	-	Smartcard IF Card Detection	-	-	4mA	-	Ι	-
G3	DM	Α	-	USB dev D-	-	-	-	-	-	-	-	I	-
F4	DP	Α	_	USB dev D+		-	-	Ŀ		-	-	I	-
G5	PUCTL	0	Р	USB dev Pull-up Control	-	-		_	-	4mA	-	0	L
H8	TESTF	Α	_	FLASH Test Pin	-	_	1	-		_	_	Α	_
A8	BSEL1	I	Р	Boot Device Select 1	-	-	-	-	PD	-	_	Ι	_
H5	AFSEL	I	Р	JTAG Select (ARM/FLASH)	_	-	-	-	PD	-		I	-
D1	TESTE		Р	Test Mode Select		-	-		PD	-		ī	

ML67Q5260

				Description									
	e e			Primary function			Secondary function	±	۲۱)	acity	ant	ction	en
Pin No.	Pin name	0/1	Polarity	Description	0/1	Polarity	Description	Schmitt	PU/PD(*1)	Drive capacity	5V Tolerant	Initial direction	Initial value
B8, E7, H3, A4, B1	VDDCORE	-	-	1.8V Power Supply for CORE	-	-	-	-	,	-	1	-	-
E6, D6, A5, G4,	GNDCORE	-	-	Ground for CORE	-	-	-			-	-	-	-
A7, F7, B2, E2	VDDIO	-	-	3.3V Power Supply for IO	-	-		_		-	ı	1	-
A6, F6, C1	GNDIO	-	-	Ground for IO	-	•		1	1	ı	1	1	-
F2	VDDPLL	-	-	1.8V Power Supply for PLL	-	- (		-	-	-	-	•	-
F1	GNDPLL	-	-	Ground for PLL	-	-		-	-	-	-	ı	-
H2	VDDUSB	-	-	3.3V Power Supply for USB	-	-	7 -	-	-	-	-	-	-
H1	GNDUSB	-	-	Ground for PLL	-	4	-	-	-	-	-	-	-

<sup>\*1:</sup> PU/PD column:

PU: Pulled up with a built-in resistor

PD: Pulled down with a built-in resistor

For details, see the User's manual for USB firmware update function.

# **Termination of Pins Not Used**

Pin name	Pin termination
DM, DP, PUCTL	Open
PA00-12 PB00-11	Pulled down
TDO, RTCK	Open
TCK, TMS, TDI, NTRST	Pulled up
TESTF	Must be used as open

<sup>\*2:</sup> This pin is used in the Built-in ROM for an update function of the Built-in FlashROM.

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit	
Digital power supply voltage CORE (1.8 V)	$V_{DD\_CORE}$	_	-0.3 to +2.5		
PLL power supply voltage (1.8 V)	$V_{DD\_PLL}$		-0.3 to +2.3		
Digital power supply voltage I/O (3.3 V)	$V_{DD\_IO}$		-0.3 to +4.6		
USB power supply voltage I/O (3.3 V)	$V_{DD\_USB}$	_	-0.3 10 +4.0		
Input voltage (normal buffer)		_	-0.3 to V <sub>DD_IO</sub> +0.3	V	
Input voltage (F.) ( telerent)	Vı	$V_{DD_{-}IO} = 3.0 \text{ V to } 3.6 \text{ V}$	-0.3 to +6.0		
Input voltage (5 V tolerant)		$V_{DD\_IO} < 3.0 \text{ V}$	$-0.3$ to $V_{DD\_IO}+0.3$		
Output voltage	Vo	_	$-0.3$ to $V_{DD\_IO}+0.3$		
Input allowable current	lı	_	-10 to +10		
"H" output allowable current	I <sub>OH</sub>	_	+10	mΛ	
"L" output allowable current	I <sub>OL</sub>	_	-10	- mA	
Power dissipation	P <sub>D</sub>	T <sub>a</sub> = 85°C	600	mW	
Storage temperature	T <sub>STG</sub>	_	-50 to 150	°C	

### **GUARANTEED OPERATING RANGES**

(GND = 0 V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Digital power supply voltage (CORE) (*1)	$V_{DD\_CORE}$		1.62	1.8	1.98	
PLL power supply voltage (*1)	$V_{DD\_PLL}$		1.62	1.8	1.98	\/
Digital power supply voltage (I/O)	$V_{DD\_IO}$		3.0	3.3	3.6	V
USB power supply voltage	$V_{DD\_USB}$		3.0	3.3	3.6	
Ambient temperature	Та		-40	25	85	°C
Flash write count	C <sub>WR</sub>	<i>y</i>	_	_	10,000	cycle

<sup>\* 1:</sup> Please supply from same power source to both  $V_{DD\_CORE}$  pins and  $V_{DD\_PLL}$  pin.

### **ELECTRICAL CHARACTERISTICS**

#### **DC** Characteristics

DC characteristics (Core/IO)

 $(V_{DD CORE} = 1.62 \text{ to } 1.98 \text{ V}, V_{DD IO} = 3.0 \text{ to } 3.6 \text{ V}, T_a = -40 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	$(V_{DD\_CORE} = 1.62 \text{ to } 1)$ Condition	Min.	Typ.	Max.	Unit
"H" input voltage	V <sub>IH</sub>	_	2.0	_	V <sub>DD_IO</sub> +0.3	
"L" input voltage	$V_{IL}$	_	-0.3	_	0.8	
Schmitt trigger	$V_{T+}$		_	_	2.0	
input threshold voltage (3.3 V)	V <sub>T-</sub>	_	0.6	_	_	
Schmitt trigger	$V_{T+}$		_	_	2.0	V
input threshold voltage (5 V tolerant)	V <sub>T-</sub>		0.6	_		
"H" output voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}$	2.4	-4		
"L" output voltage	V <sub>OL</sub>	$I_{OL} = 4 \text{ mA}$	_		0.4	
High level input current (*1)		$V_{IH} = V_{DD\_IO}$	— A	_	10	
High level input current ( 1)	l	pull-down	10	62	120	
High level input current (*2)	I <sub>IH</sub>	$V_{IH} = V_{DD\_IO}$			10	<u> </u>
- Ingriever input current ( 2)		$V_{IH} = 5.5 \text{ V}$	4-/4		30	μА
Low lovel input surrent (*1)		$V_{IL} = 0 V$	-10	_	_	<u> </u>
Low level input current (*1)	I <sub>IL</sub>	pull-up	-140	-78	-20	
Low level input current (*2)		V <sub>IL</sub> = 0 V	-10	_	_	
		$V_{OH} = V_{DD\_IO}$		_	10	
3-state output leakage current	I <sub>OZH</sub>	pull-down	10	62	120	μΑ
o state output leakage current		V <sub>OL</sub> = 0 V	-10	_	_	μπ
	l <sub>OZL</sub>	pull-up	-140	-78	-20	
	I <sub>DDS1_CORE</sub>		_	80	1500	
Supply current (during STOP) (*4)	I <sub>DDS1_IO</sub>	(*3)		4	20	μΑ
	I <sub>DDS1_PLL</sub>	X	_	2	10	
Supply current (during operation)	I <sub>DDO_CORE</sub>			50	70	<u> </u>
(*5)	I <sub>DDO_IO</sub>	f <sub>BUSCLK</sub> = 32.0 MHz , no load	_	5	10	mΑ
	I <sub>DDO_PLL</sub>		_	1	3	<u> </u>

<sup>\*1:</sup> Pins other than 5 V tolerant pins

Other ports: No load excluding the current flowing in pull-up/pull-down resistors

<sup>\*2: 5</sup> V tolerant pins

<sup>\*3:</sup> Input ports: VDD\_IO or 0 V

<sup>\*4:</sup> LSI supply current when going into LSI stop mode by stopping clock oscillation, PLL operation, and random number generator operation and setting USB power-down mode.

<sup>\*5:</sup> The current supplied to the LSI when fingerprint authentication is executed without USB operation under the conditions that the programs are stored in the built-in Flash ROM and no external memory are connected.

DC characteristics (USB)

 $(V_{DD\_CORE} = 1.62 \text{ to } 1.98 \text{V}, V_{DD\_IO} = 3.0 \text{ to } 3.6 \text{V}, Ta = -40 \text{ to } +85 ^{\circ}\text{C})$ 


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Differential input sensitivity	V <sub>DI</sub>	Absolute value of the difference between the DP and DM pins	0.2	_	_	٧
Differential common mode range	V <sub>CM</sub>	Includes VDI range	0.8	_	2.5	V
Single end input threshold voltage	V <sub>SE</sub>		0.8	_	2.0	V
High level output voltage	V <sub>OH</sub>	15K W RL is connected to GND	2.8	_	_	V
Low level output voltage	V <sub>OL</sub>	1.5K W RL to 3.6 V		_	0.3	V
Hi-Z state input/output leakage current	I <sub>LO</sub>	0 V < VIN < 3.3 V	-10	_	10	μΑ
Driver output resistance	Z <sub>DRV</sub>	Steady state	28	_	44	Ω

## **AC Characteristics**

## Reset Timing

(V <sub>DD_CORE</sub> =	= 1.62 to 1.98	$V, V_{DD_{-}IO} = 3.0$	to 3.6 V, T <sub>a</sub> =	-40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Reset pulse width	t <sub>RSTW</sub>		6.0		_	ms




\*When power on, release the reset after the clock oscillation stabilization.

Main Clock Timing

 $(V_{DD\_CORE} = 1.62 \text{ to } 1.98 \text{ V}, V_{DD\_IO} = 3.0 \text{ to } 3.6 \text{ V}, T_a = -40 \text{ to } +85^{\circ}\text{C})$ 

		(VDD_CORE	= 1.62 to 1.98	$V, V_{DD\_IO} = 3.0$	$1003.6 \text{ V}, \text{ I}_{\text{a}} =$	-40 to +85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Main clock (XI/XO) frequency	f <sub>sysc</sub>	_	12 × 0.9975	12	12 × 1.0025	MHz
Main clock (XI/XO) cycle	tsysc	_	83.33 × 0.9975	83.33	83.33 × 1.0025	ns
Main clock (XI/XO) H pulse width	tsyscн	_	$0.45 \times t_{\text{SYSC}}$	_	0.55 × t <sub>SYSC</sub>	ns
Main clock (XI/XO) L pulse width	t <sub>SYSCL</sub>	_	$0.45 \times t_{SYSC}$	_	0.55 × t <sub>SYSC</sub>	ns
Bus clock frequency (*1)	f <sub>BUSCLK</sub>	_	_	32	_	MHz
Bus clock cycle (*1)	t <sub>BUSCLK</sub>	_	_	31.25	_	ns


<sup>\* 1:</sup> Main system bus clock within the LSI and operating clocks of CPU, DMA, etc.



USB Access Timing (Full-Speed)

(V<sub>DD\_CORE</sub> = 1.62 to 1.98 V, V<sub>DD\_IO</sub> = 3.0 to 3.6 V,  $T_a$  = -40 to +85°C)

		( DD_0011L			D_IO		<u>u</u>
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applied pin
Rise time	T <sub>R</sub>	CL = 50 pF	4	_	20	ns	
Fall time	T <sub>F</sub>	CL = 50 pF	4	_	20	ns	
Output signal crossover voltage	V <sub>CRS</sub>	CL = 50 pF	0.8	_	2.5	V	DP, DM
Data rate	T <sub>DRATE</sub>	Average bit rate (12Mbps ±0.25%)	11.97	_	12.03	Mbps	



**SPI** Access Timing


- Characteristics of master mode timing


 $(V_{DD\_CORE} = 1.62 \text{ to } 1.98 \text{ V}, V_{DD\_IO} = 3.0 \text{ to } 3.6 \text{ V}, T_a = -40 \text{ to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Data delay time (output)	t <sub>DD</sub>		_	_	25	ns
Data setup time (input)	t <sub>SD</sub>		25	_	_	ns
Data hold time (input)	t <sub>HD</sub>	CL = 30 pF	0 (*1)	_	_	ns
SSN-SCK lead time	t <sub>LEAD</sub>		0.5*t <sub>SCK</sub> -15	_	0.5*t <sub>SCK</sub> +15	ns <sup>(*2)</sup>
SCK-SSN lag time	t <sub>LAG</sub>		0.5*t <sub>SCK</sub> -15	_	0.5*t <sub>SCK</sub> +15	ns <sup>(*2)</sup>

<sup>\* 1:</sup> Although actual values may become negative depending on the external load, input the serial data so that the data hold time can be guaranteed.

SPI master mode timing (CPHA = 0)








<sup>\* 2:</sup> tSCK is the cycle time of the serial clock for SPI transferring which is obtained by dividing the frequency of the bus clock, whose cycle time is tBUSCLK.

- Characteristics of slave mode timing


 $(V_{DD\_CORE} = 1.62 \text{ to } 1.98 \text{ V}, V_{DD\_IO} = 3.0 \text{ to } 3.6 \text{ V}, T_a = -40 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Serial clock cycle time	t <sub>SCK</sub>		T.B.D	_	_	t <sub>BUSCLK</sub>
Serial clock High/Low time	twsck		T.B.D	_	_	t <sub>BUSCLK</sub>
Data delay time (output)	t <sub>DD</sub>	CL = 30 pF	_	_	25	ns
Data setup time (input)	t <sub>SD</sub>		25	_	_	ns
Data hold time (input)	t <sub>HD</sub>		25	_	_	ns
SSN-SCK lead time	t <sub>LEAD</sub>		25	_	_	ns
SCK-SSN lag time	t <sub>LAG</sub>		t <sub>BUSCLK</sub> + 15	_	_	ns
Slave data invalid time	t <sub>DIS</sub>		_		25	ns
SPI bus I/O rise/fall time	t <sub>r</sub> , t <sub>f</sub>		_	_	T.B.D	ns

SPI slave mode timing (CPHA = 0)



SPI slave mode timing (CPHA = 1)



#### Synchronous SIO Access Timing

Switching between master mode and slave mode can be set for this synchronous SIO by the software register setting. Serial clock polarity can be switched.

When clock polarity is set to positive, data is transmitted (shifted out) on the falling edge of the clock and is received (shifted in) on the rising edge of the clock. At completion of 8-bit data transmission/reception, the clock stops at a high level and the last data is retained for data output.

When clock polarity is set to negative, data is transmitted (shifted out) on the rising edge of the clock and is received (shifted in) on the falling edge of the clock. At completion of 8-bit data transmission/reception, the clock stops at a low level and the last data is retained for data output.

The following waveforms show the cases where the clock polarity is positive.


#### - Master mode

			(V <sub>DD_CORE</sub> =	1.62 to 1.98	$3 \text{ V}, \text{ V}_{\text{DD\_IO}} =$	3.0 to 3.6 V, $T_a = -40$ to $+85^{\circ}$ C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output data delay time	t <sub>MSSOD</sub>		_	_	20	
looned data authorities	4	CI 20 - F	00			4

Input data setting time CL = 30 pFInput data retained time 10

Note:


11 clock outputs for transferring is selectable from 2 synchronous SIO clock sources and the frequency divide ratios.




\* Serial clock: Positive polarity

## - Slave mode

 $(V_{DD CORE} = 1.62 \text{ to } 1.98 \text{ V}, V_{DD IO} = 3.0 \text{ to } 3.6 \text{ V}, T_a = -40 \text{ to } +85^{\circ}\text{C})$ Parameter Symbol Condition Min. Тур. Max. Unit Т 62.5 40 tsssod CL = 30 pFns





Serial clock: Positive polarity


GPIO (PA, PB) Access Timing

(V<sub>DD\_CORE</sub> = 1.62 to 1.98 V, V<sub>DD\_IO</sub> = 3.0 to 3.6 V,  $T_a = -40$  to  $+85^{\circ}C$ )

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
PAn, PBm input H duration	T <sub>GPIOIH</sub>	_	t <sub>BUSCLK</sub> ×2	_		ns
PAn, PBm input L duration	T <sub>GPIOIL</sub>	_	t <sub>BUSCLK</sub> ×2	_		ns

Note 1: n = 12 to 0, m=11 to 0

 $\bigcirc$  PAn, PBm input timing (n = 12 to 0, m = 11 to 0)




Clock Output (Secondary Function of PB11 Pin) Timing

 $(V_{DD CORE} = 1.62 \text{ to } 1.98 \text{ V}, V_{DD IO} = 3.0 \text{ to } 3.6 \text{ V}, T_a = -40 \text{ to } +85^{\circ}\text{C})$ 

		(*00_0	JRE - 1.02 to 1.0	, • OD_IO - •	0.0 10 0.0 1, 1	<u>a - 10 to</u>
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Clock output High duration	<b>4</b>		45% ×	50% ×	55% ×	ns <sup>(*1)</sup>
Clock output High duration	tclkout_h	коит_н — tclкоит	tclkout	tclkout	115	
Clock output Low duration	ock output Low duration		45% ×	50% ×	55% ×	ns <sup>(*1)</sup>
Clock output Low duration	TCLKOUT_L	_	t <sub>CLKOUT</sub>	t <sub>CLKOUT</sub>	t <sub>CLKOUT</sub>	115

<sup>\*</sup>t<sub>CLKOUT</sub> is the cycle time of the 6 MHz or 12 MHz clock generated by 2 clock sources and the frequency divide ratio.

Clock output (secondary function of PB11 pin) timing




## POWER ON / OFF SEQUENCE

### Power ON sequence


- Core and IO power should be on at the same time, or IO power should be on after Core on.

## Power ON Sequence




### **Power OFF sequence**

- Core and IO power should be off at the same time, or Core power should be off after IO off.



### PACKAGE DIMENSIONS




Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

# REVISION HISTORY

		Page			
Document No.	Date	Previous	Current	Description	
		Edition	Edition		
PEDL67Q5260-01	Aug.18, 2009	-	1	Preliminary edition 1	
PEDL67Q5260-02	Jul.15, 2010	_	_	Preliminary edition 2	



#### **NOTICE**

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. OKI Semiconductor assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by OKI Semiconductor, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

  Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2009 - 2010 Oki Semiconductor Co., Ltd.