

# P89LPC933/934/935/936

8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB/16 kB 3 V byte-erasable Flash with 8-bit ADCs

Rev. 05 — 3 November 2004

**Product data sheet** 



# 1. General description

The P89LPC933/934/935/936 is a single-chip microcontroller, available in low cost packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into the P89LPC933/934/935/936 in order to reduce component count, board space, and system cost.

#### 2. Features

## 2.1 Principal features

- 4 kB/8 kB/16 kB byte-erasable Flash code memory organized into 1 kB/2 kB sectors and 64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data storage.
- 256-byte RAM data memory. Both the P89LPC935 and P89LPC936 also include a 512-byte auxiliary on-chip RAM.
- 512-byte customer data EEPROM on chip allows serialization of devices, storage of set-up parameters, etc. (P89LPC935/936).
- Dual 4-input multiplexed 8-bit A/D converters/DAC outputs (P89LPC935/936, single A/D on P89LPC933/934). Two analog comparators with selectable inputs and reference source.
- Two 16-bit counter/timers (each may be con gured to toggle a port output upon timer over ow or to become a PWM output) and a 23-bit system timer that can also be used as an RTC.
- Enhanced UART with fractional baud rate generator, break detect, framing error detection, and automatic address detection; 400 kHz byte-wide I<sup>2</sup>C communication port and SPI communication port.
- CCU provides PWM, input capture, and output compare functions (P89LPC935/936).
- High-accuracy internal RC oscillator option allows operation without external oscillator components. The RC oscillator option is selectable and ne tunable.
- 2.4 V to 3.6 V V<sub>DD</sub> operating range. I/O pins are 5 V tolerant (may be pulled up or driven to 5.5 V).
- 28-pin TSSOP, PLCC, and HVQFN packages with 23 I/O pins minimum and up to 26 I/O pins while using on-chip oscillator and reset options.



#### 2.2 Additional features

- A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI
- Serial Flash ICP allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
- Serial Flash ISP allows coding while the device is mounted in the end application.
- IAP of the Flash code memory. This allows changing the code in a running application.
- Watchdog timer with separate on-chip oscillator, requiring no external components. The watchdog prescaler is selectable from eight values.
- Low voltage reset (brownout detect) allows a graceful system shutdown when power fails. May optionally be con gured as an interrupt.
- Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1 μA (total power-down with voltage comparators disabled).
- Active-LOW reset. On-chip power-on reset allows operation without external reset components. A reset counter and reset glitch suppression circuitry prevent spurious and incomplete resets. A software reset function is also available.
- Con gurable on-chip oscillator with frequency range options selected by user programmed Flash con guration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
- Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
- Programmable port output con guration options: quasi-bidirectional, open drain, push-pull, input-only.
- Port input pattern match detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
- LED drive capability (20 mA) on all port pins. A maximum limit is speci ed for the entire chip.
- Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
- Only power and ground connections are required to operate the P89LPC933/934/935/936 when internal reset option is selected.
- Four interrupt priority levels.
- Eight keypad interrupt inputs, plus two additional external interrupt inputs.
- Schmitt trigger port inputs.
- Second data pointer.
- Emulation support.

# 3. Product comparison overview

 $\underline{\text{Table 1}}$  highlights the differences between the four devices. For a complete list of device features please see Section 2 Features .

Table 1: Product comparison overview

Device	Flash memory	Sector size	ADC1	ADC0	CCU	Data EEPROM
P89LPC933	4 kB	1 kB	Χ	-	-	-
P89LPC934	8 kB	1 kB	X	-	-	-
P89LPC935	8 kB	1 kB	X	X	X	X
P89LPC936	16 kB	2 kB	Χ	Χ	Χ	Х

# 4. Ordering information

**Table 2: Ordering information** 

Type number	Package								
	Name	Description	Version						
P89LPC935FA	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2						
P89LPC933FDH	TSSOP28	plastic thin shrink small outline	SOT361-1						
P89LPC934FDH		package; 28 leads; body width 4.4 mm							
P89LPC935FDH									
P89LPC936FDH									
P89LPC935FHN	HVQFN28	plastic thermal enhanced very thin quad at package; no leads; 28 terminals; body $6 \times 6 \times 0.85$ mm	SOT788-1						


# 4.1 Ordering options

Table 3: Ordering options

Type number	Flash memory	Temperature range	Frequency
P89LPC933FDH	4 kB	–40 °C to +85 °C	0 MHz to 12 MHz
P89LPC935FA	8 kB	_	
P89LPC934/935FDH	_		
P89LPC935FHN			
P89LPC936FDH	16 kB		


3 of 71


# 5. Block diagram




# 6. Pinning information


# 6.1 Pinning





5 of 71





# 6.2 Pin description

Table 4: Pin description

Symbol	Pin		Type	Description
	TSSOP28, PLCC28	HVQFN28		
P0.0 to P0.7		'	I/O	Port 0: Port 0 is an 8-bit I/O port with a user-con gurable output type. During reset Port 0 latches are con gured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port con guration selected. Each port pin is con gured independently. Refer to Section 8.13.1 Port con gurations and Table 11 Static characteristics for details.
				The Keypad Interrupt feature operates with Port 0 pins.
				All pins have Schmitt trigger inputs.
				Port 0 also provides various special functions as described below:
P0.0/CMP2/	3	27	I/O	<b>P0.0</b> — Port 0 bit 0.
KBI0/AD01			0	CMP2 — Comparator 2 output.
			I	KBI0 — Keyboard input 0.
			I	AD01 — ADC0 channel 1 analog input. (P89LPC935/936)
P0.1/CIN2B/	26	22	I/O	<b>P0.1</b> — Port 0 bit 1.
KBI1/AD10			I	CIN2B — Comparator 2 positive input B.
			I	KBI1 — Keyboard input 1.
			I	AD10 — ADC1 channel 0 analog input.
P0.2/CIN2A/	25	21	I/O	<b>P0.2</b> — Port 0 bit 2.
KBI2/AD11			I	CIN2A — Comparator 2 positive input A.
			I	KBI2 — Keyboard input 2.
			I	AD11 — ADC1 channel 1 analog input.
P0.3/CIN1B/	24	20	I/O	<b>P0.3</b> — Port 0 bit 3.
KBI3/AD12			I	CIN1B — Comparator 1 positive input B.
			I	KBI3 — Keyboard input 3.
			I	AD12 — ADC1 channel 2 analog input.
P0.4/CIN1A/	23	19	I/O	<b>P0.4</b> — Port 0 bit 4.
KBI4/DAC1			I	CIN1A — Comparator 1 positive input A.
			I	KBI4 — Keyboard input 4.
			0	DAC1 — Digital-to-analog converter output 1.
			I	AD13 — ADC1 channel 3 analog input.
P0.5/	22	18	I/O	<b>P0.5</b> — Port 0 bit 5.
CMPREF/ KBI5			I	CMPREF — Comparator reference (negative) input.
NDIO			I	KBI5 — Keyboard input 5.
P0.6/CMP1/	20	16	I/O	<b>P0.6</b> — Port 0 bit 6.
KBI6			0	CMP1 — Comparator 1 output.
			I	KBI6 — Keyboard input 6.
P0.7/T1/	19	15	I/O	<b>P0.7</b> — Port 0 bit 7.
KBI7			I/O	T1 — Timer/counter 1 external count input or over ow output.
			1	KBI7 — Keyboard input 7.

9397 750 14035

'Koninklijke Philips Electronics N.V. 2004. All rights reserved.





Symbol	Pin		Type	Description
	TSSOP28, PLCC28	HVQFN28		
P1.0 to P1.7			I/O, I [1]	Port 1: Port 1 is an 8-bit I/O port with a user-con gurable output type, except for three pins as noted below. During reset Port 1 latches are con gured in the input only mode with the internal pull-up disabled. The operation of the con gurable Port 1 pins as inputs and outputs depends upon the port con guration selected. Each of the con gurable port pins are programmed independently. Refer to Section 8.13.1 Port con gurations and Table 11 Static characteristics for details. P1.2 and P1.3 are open drain when used as outputs. P1.5 is input only.  All pins have Schmitt trigger inputs.  Port 1 also provides various special functions as described below:
P1.0/TXD	18	14	I/O	<b>P1.0</b> — Port 1 bit 0.
			0	TXD — Transmitter output for the serial port.
P1.1/RXD	17	13	I/O	<b>P1.1</b> — Port 1 bit 1.
			I	RXD — Receiver input for the serial port.
P1.2/T0/SCL	12	8	I/O	P1.2 — Port 1 bit 2 (open-drain when used as output).
			I/O	<b>T0</b> — Timer/counter 0 external count input or over ow output (open-drain when used as output).
			I/O	SCL — I <sup>2</sup> C serial clock input/output.
P1.3/INTO/	11	7	I/O	P1.3 — Port 1 bit 3 (open-drain when used as output).
SDA			I	INTO — External interrupt 0 input.
			I/O	SDA — I <sup>2</sup> C serial data input/output.
P1.4/INT1	10	6	I	<b>P1.4</b> — Port 1 bit 4.
			I	INT1 — External interrupt 1 input.t
P1.5/RST	6	2	l	P1.5 — Port 1 bit 5 (input only).
			I	<b>RST</b> — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force ISP mode.
P1.6/OCB	5	1	I/O	<b>P1.6</b> — Port 1 bit 6.
			0	OCB — Output Compare B. (P89LPC935/936)
P1.7/OCC/	4	28	I/O	<b>P1.7</b> — Port 1 bit 7.
AD00			0	OCC — Output Compare C. (P89LPC935/936)
			I	AD00 — ADC0 channel 0 analog input. (P89LPC935/936)



Table 4: Pin description continued

Symbol	Pin		Туре	Description
	TSSOP28, PLCC28	HVQFN28		
P2.0 to P2.7			I/O	Port 2: Port 2 is an 8-bit I/O port with a user-con gurable output type.  During reset Port 2 latches are con gured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port con guration selected. Each port pin is con gured independently. Refer to Section 8.13.1 Port con gurations and Table 11 Static characteristics for details.
				All pins have Schmitt trigger inputs.
				Port 2 also provides various special functions as described below:
P2.0/ICB/	1	25	I/O	<b>P2.0</b> — Port 2 bit 0.
DAC0/AD03			I	ICB — Input Capture B. (P89LPC935/936)
			I	DAC0 — Digital-to-analog converter output.
			I	AD03 — ADC0 channel 3 analog input. (P89LPC935/936)
P2.1/OCD/	2	26	I/O	<b>P2.1</b> — Port 2 bit 1.
AD02			0	OCD — Output Compare D. (P89LPC935/936)
			I	AD02 — ADC0 channel 2 analog input. (P89LPC935/936)
P2.2/MOSI	13	9	I/O	<b>P2.2</b> — Port 2 bit 2.
			I/O	<b>MOSI</b> — SPI master out slave in. When con gured as master, this pin is output; when con gured as slave, this pin is input.
P2.3/MISO	14	10	I/O	<b>P2.3</b> — Port 2 bit 3.
			I/O	MISO — When con gured as master, this pin is input, when con gured as slave, this pin is output.
P2.4/SS	15	11	I/O	<b>P2.4</b> — Port 2 bit 4.
			I	SS — SPI Slave select.
P2.5/SPICL	16	12	I/O	<b>P2.5</b> — Port 2 bit 5.
K			I/O	<b>SPICLK</b> — SPI clock. When con gured as master, this pin is output; when con gured as slave, this pin is input.
P2.6/OCA	27	23	I/O	<b>P2.6</b> — Port 2 bit 6.
			0	OCA — Output Compare A. (P89LPC935/936)
P2.7/ICA	28	24	I/O	<b>P2.7</b> — Port 2 bit 7.
			I	ICA — Input Capture A. (P89LPC935/936)





Table 4: Pin description continued

Symbol	Pin		Туре	Description
	TSSOP28, PLCC28	HVQFN28		
P3.0 to P3.1			I/O	Port 3: Port 3 is a 2-bit I/O port with a user-con gurable output type. During reset Port 3 latches are con gured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port con guration selected. Each port pin is con gured independently. Refer to Section 8.13.1 Port con gurations and Table 11 Static characteristics for details.  All pins have Schmitt trigger inputs.
				Port 3 also provides various special functions as described below:
P3.0/XTAL2/	9	5	I/O	<b>P3.0</b> — Port 3 bit 0.
CLKOUT			0	<b>XTAL2</b> — Output from the oscillator ampli er (when a crystal oscillator option is selected via the FLASH con guration.
			0	<b>CLKOUT</b> — CPU clock divided by 2 when enabled via SFR bit (ENCLK - TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer.
P3.1/XTAL	8	4	I/O	<b>P3.1</b> — Port 3 bit 1.
			I	XTAL1 — Input to the oscillator circuit and internal clock generator circuits (when selected via the FLASH con guration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer.
V <sub>SS</sub>	7	3	I	Ground: 0 V reference.
V <sub>DD</sub>	21	17	I	<b>Power Supply:</b> This is the power supply voltage for normal operation as well as Idle and Power-down modes.

<sup>[1]</sup> Input/Output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

# 7. Logic symbols





# 8. Functional description

**Remark:** Please refer to the *P89LPC933/934/935/936 User manual* for a more detailed functional description.

# 8.1 Special function registers

Remark: SFR accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not de ned.
- Accesses to any de ned SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled -, logic 0 or logic 1 can only be written and read as follows:
  - Unless otherwise speci ed, must be written with logic 0, but can return any value when read (even if it was written with logic 0). It is a reserved bit and may be used in future derivatives.
  - Logic 0 must be written with logic 0, and will return a logic 0 when read.
  - Logic 1 must be written with logic 1, and will return a logic 1 when read.

12 of 71

Semiconductors

Table 5: Special function registers - P89LPC933/934 \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functions and addresses									Reset value	
		addr.	MSB							LSB	Hex	Binary	
	Bit a	ddress	E7	<b>E6</b>	E5	E4	E3	E2	E1	E0		'	
ACC*	Accumulator	E0H									00	00000000	
ADCON0	A/D control register 0	8EH	-	-	-	-	-	ENADC0	-	-	00	00000000	
ADCON1	A/D control register 1	97H	ENBI1	ENADCI 1	TMM1	EDGE1	ADCI1	ENADC1	ADCS11	ADCS10	00	00000000	
ADINS	A/D input select	АЗН	ADI13	ADI12	ADI11	ADI10	-	-	-	-	00	00000000	
ADMODA	A/D mode register A	C0H	BNDI1	BURST1	SCC1	SCAN1	-	-	-	-	00	00000000	
ADMODB	A/D mode register B	A1H	CLK2	CLK1	CLK0	-	ENDAC1	ENDAC0	BSA1	-	00	000x0000	
AD0DAT3	A/D_0 data register 3	F4H									00	00000000	
AD1BH	A/D_1 boundary high register	C4H									FF	11111111	
AD1BL	A/D_1 boundary low register	BCH									00	00000000	
AD1DAT0	A/D_1 data register 0	D5H									00	00000000	
AD1DAT1	A/D_1 data register 1	D6H									00	00000000	
AD1DAT2	A/D_1 data register 2	D7H									00	00000000	
AD1DAT3	A/D_1 data register 3	F5H									00	00000000	
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	000000x0	
	Bit a	ddress	F7	F6	F5	F4	F3	F2	F1	F0			
B*	B register	F0H									00	00000000	
BRGR0 <sup>[2]</sup>	Baud rate generator rate low	BEH									00	00000000	
BRGR1 2	Baud rate generator rate high	BFH									00	00000000	
BRGCON	Baud rate generator control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00[2]	xxxxxx00	
CMP1	Comparator 1 control register	ACH	-	-	CE1	CP1	CN1	OE1	CO1	CMF1	00[1]	xx000000	
CMP2	Comparator 2 control register	ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00[1]	xx000000	
DIVM	CPU clock divide-by-M control	95H									00	00000000	
DPTR	Data pointer (2 bytes)												
DPH	Data pointer high	83H									00	00000000	
DPL	Data pointer low	82H									00	00000000	
FMADRH	Program Flash address high	E7H									00	00000000	
FMADRL	Program Flash address low	E6H									00	00000000	

**Table 5:** Special function registers - P89LPC933/934 continued \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functions and addresses								Reset value	
		addr.	MSB							LSB	Hex	Binary
FMCON	Program Flash control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	01110000
	Program Flash control (Write)	E4H	FMCMD.	FMCMD.	FMCMD. 5	FMCMD.	FMCMD.	FMCMD.	FMCMD.	FMCMD. 0		
FMDATA	Program Flash data	E5H									00	00000000
I2ADR	I <sup>2</sup> C slave address register	DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	00000000
	Bit a	address	DF	DE	DD	DC	DB	DA	D9	D8		
I2CON*	I <sup>2</sup> C control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x00000x0
I2DAT	I <sup>2</sup> C data register	DAH										
I2SCLH	Serial clock generator/SCL duty cycle register high	DDH									00	00000000
I2SCLL	Serial clock generator/SCL duty cycle register low	DCH									00	00000000
I2STAT	I <sup>2</sup> C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	11111000
ICRAH	Input capture A register high	ABH									00	00000000
ICRAL	Input capture A register low	AAH									00	00000000
ICRBH	Input capture B register high	AFH									00	00000000
ICRBL	Input capture B register low	AEH									00	00000000
	Bit a	address	AF	AE	AD	AC	AB	AA	A9	A8		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	00000000
	Bit a	address	EF	EE	ED	EC	EB	EA	<b>E9</b>	E8		
IEN1*	Interrupt enable 1	E8H	EAD	EST	-	-	ESPI	EC	EKBI	EI2C	00 [1]	00x00000
	Bit a	address	BF	BE	BD	ВС	BB	BA	B9	B8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[1]	x0000000
IP0H	Interrupt priority 0 high	В7Н	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00 [1]	x0000000
	Bit a	address	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	PAD	PST	-	-	PSPI	PC	PKBI	PI2C	00 [1]	00x00000
IP1H	Interrupt priority 1 high	F7H	PADH	PSTH	-	-	PSPIH	PCH	PKBIH	PI2CH	00 [1]	00x00000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00[1]	xxxxxx00

Semiconductors

8-bit microcontroller with accelerated two-clock 80C51 core

P89LPC933/934/935/936

**Table 5:** Special function registers - P89LPC933/934 continued \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	Bit functions and addresses								
		addr.	MSB							LSB	Hex	Binary
KBMASK	Keypad interrupt mask register	86H									00	00000000
KBPATN	Keypad pattern register	93H									FF	11111111
		Bit address	87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0		[1]
		Bit address	97	96	95	94	93	92	91	90		
P1*	Port 1	90H	-	-	RST	ĪNT1	ĪNT0/ SDA	T0/SCL	RXD	TXD		[1]
		Bit address	A7	A6	A5	A4	А3	A2	<b>A1</b>	Α0		
P2*	Port 2	A0H	-	-	SPICLK	SS	MISO	MOSI	-	-		[1]
		Bit address	В7	<b>B6</b>	B5	B4	В3	B2	B1	В0		
P3*	Port 3	В0Н	-	-	-	-	-	-	XTAL1	XTAL2		[1]
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF[1]	11111111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00[1]	00000000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[1]	11x1xx11
P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00[1]	00x0xx00
P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF[1]	11111111
P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00 [1]	00000000
P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03[1]	xxxxxx11
P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[1]	xxxxxx00
PCON	Power control register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	00000000
PCONA	Power control register A	B5H	RTCPD	-	VCPD	ADPD	I2PD	SPPD	SPD	-	00 [1]	00000000
		Bit address	D7	D6	D5	D4	D3	D2	D1	D0		
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	00000000
PT0AD	Port 0 digital input disab	le F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00000x
RSTSRC	Reset source register	DFH	-	-	BOF	POF	R_BK	R_WD	R_SF	R_EX		[3]
RTCCON	Real-time clock control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60 [1] [6]	011xxx00
RTCH	Real-time clock register	high D2H									00 [6]	00000000
RTCL	Real-time clock register	low D3H									00 [6]	00000000

Semiconductors

8-bit microcontroller with accelerated two-clock 80C51 core

P89LPC933/934/935/936

# 8-bit microcontroller with accelerated two-clock 80C51 core P89LPC933/934/935/936

**Philips** 

Semiconductors

**Table 5:** Special function registers - P89LPC933/934 continued \* indicates SFRs that are bit addressable.

Name		SFR	Bit function	ons and ad	dresses						Reset	value
		addr.	MSB							LSB	Hex	Binary
SADDR	Serial port address register	A9H									00	00000000
SADEN	Serial port address enable	В9Н									00	00000000
SBUF	Serial Port data buffer register	99H									xx	XXXXXXX
	Bit a	ddress	9F	9E	9D	9C	9B	9A	99	98		
SCON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	00000000
SSTAT	Serial port extended status register	BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	00000000
SP	Stack pointer	81H									07	00000111
SPCTL	SPI control register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	04	00000100
SPSTAT	SPI status register	E1H	SPIF	WCOL	-	-	-	-	-	-	00	00xxxxxx
SPDAT	SPI data register	ЕЗН									00	00000000
TAMOD	Timer 0 and 1 auxiliary mode	8FH	-	-	-	T1M2	-	-	-	T0M2	00	xxx0xxx0
	Bit a	ddress	8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00	00000000
TH0	Timer 0 high	8CH									00	00000000
TH1	Timer 1 high	8DH									00	00000000
TL0	Timer 0 low	8AH									00	00000000
TL1	Timer 1 low	8BH									00	00000000
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	TOMO	00	00000000
TRIM	Internal oscillator trim register	96H	RCCLK	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0		[5] [6]
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK		[4] [6]

Semiconductors

#### Special function registers - P89LPC933/934 continued Table 5:

\* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functions and addresses	Reset value		
		addr.	MSB LSB	Hex	Binary	
WDL	Watchdog load	C1H		FF	11111111	
WFEED1	Watchdog feed 1	C2H				
WFEED2	Watchdog feed 2	СЗН				

- [1] All ports are in input only (high-impedance) state after power-up.
- BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [3] The RSTSRC register re ects the cause of the P89LPC933/934/935/936 reset. Upon a power-up reset, all reset source ags are cleared except POF and B OF; the power-on reset value is xx110000.
- [4] After reset, the value is 111001x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.
- [5] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [6] The only reset source that affects these SFRs is power-on reset.

Semiconductors

**Table 6:** Special function registers - P89LPC935/936 \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	ons and ad	dresses						Reset	value
		addr.	MSB							LSB	Hex	Binary
	Bit a	ddress	E7	<b>E</b> 6	<b>E</b> 5	E4	E3	E2	E1	E0		'
ACC*	Accumulator	E0H									00	00000000
ADCON0	A/D control register 0	8EH	ENBI0	ENADCI 0	TMM0	EDGE0	ADCI0	ENADC0	ADCS01	ADCS00	00	00000000
ADCON1	A/D control register 1	97H	ENBI1	ENADCI 1	TMM1	EDGE1	ADCI1	ENADC1	ADCS11	ADCS10	00	00000000
ADINS	A/D input select	АЗН	ADI13	ADI12	ADI11	ADI10	ADI03	ADI02	ADI01	ADI00	00	00000000
ADMODA	A/D mode register A	C0H	BNDI1	BURST1	SCC1	SCAN1	BNDI0	BURST0	SCC0	SCAN0	00	00000000
ADMODB	A/D mode register B	A1H	CLK2	CLK1	CLK0	-	ENDAC1	ENDAC0	BSA1	BSA0	00	000x0000
AD0BH	A/D_0 boundary high register	BBH									FF	11111111
AD0BL	A/D_0 boundary low register	A6H									00	00000000
AD0DAT0	A/D_0 data register 0	C5H									00	00000000
AD0DAT1	A/D_0 data register 1	C6H									00	00000000
AD0DAT2	A/D_0 data register 2	C7H									00	00000000
AD0DAT3	A/D_0 data register 3	F4H									00	00000000
AD1BH	A/D_1 boundary high register	C4H									FF	11111111
AD1BL	A/D_1 boundary low register	BCH									00	00000000
AD1DAT0	A/D_1 data register 0	D5H									00	00000000
AD1DAT1	A/D_1 data register 1	D6H									00	00000000
AD1DAT2	A/D_1 data register 2	D7H									00	00000000
AD1DAT3	A/D_1 data register 3	F5H									00	00000000
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	000000x0
	Bit a	ddress	F7	F6	F5	F4	F3	F2	F1	F0		
B*	B register	F0H									00	00000000
BRGR0[2]	Baud rate generator rate low	BEH									00	00000000
BRGR1 2	Baud rate generator rate high	BFH									00	00000000
BRGCON	Baud rate generator control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00 [2]	xxxxxx00
CCCRA	Capture compare A control register	EAH	ICECA2	ICECA1	ICECA0	ICESA	ICNFA	FCOA	OCMA1	OCMA0	00	00000000

Table 6:

Name

CMP2

DEECON

**DEEDAT** 

DEEADR

DIVM

**DPTR** 

DPH

DPL

**FMADRH** 

**FMADRL** 

**FMCON** 

\* indicates SFRs that are bit addressable. Description

Comparator 2 control register

Data EEPROM data register

Data EEPROM control

Data EEPROM address

CPU clock divide-by-M

Data pointer (2 bytes)

Program Flash address high

Program Flash address low

Program Flash control (Read)

Data pointer high

Data pointer low

register

register

control

FMCMD. FMCMD. Program Flash control (Write) E4H FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. FMCMD. 7 6 5 4 3 2 1 E5H **FMDATA** Program Flash data **I2ADR** I<sup>2</sup>C slave address register DBH I2ADR.6 I2ADR.5 I2ADR.3 I2ADR.2 I2ADR.1 I2ADR.4 I2ADR.0 DF DE DD DC DB Bit address DA D9 I<sup>2</sup>C control register STO SI I2CON\* D8H I2EN STA AA I<sup>2</sup>C data register DAH **I2DAT** Serial clock generator/SCL **I2SCLH** DDH duty cycle register high

89LPC933/934/935/936

**Philips** 

Semiconductors

Reset value

**Binary** 

00000000

xxxxx000

xxxxx000

xx000000

xx000000

00001110

00000000

00000000

00000000

00000000

00000000

00000000

00000000

01110000

00000000

00000000

x00000x0

00000000

Hex

00

00

00

00 [1]

00 [1]

0E

00

00

00

00

00

00

00

70

00

00

00

00

OI

0

GC

**D8** 

CRSEL

**LSB** 

CMF2

EADR8

8-bit microcontroller with accelerated two-clock 80C51 core

**CCCRB** Capture compare B control **EBH** ICECB2 ICECB1 ICECB0 **ICESB ICNFB FCOB** OCMB1 OCMB0 register **CCCRC** Capture compare C control **ECH FCOC** OCMC1 OCMC0 register OCMD1 **CCCRD** Capture compare D control EDH **FCOD** OCMD0 register Comparator 1 control register CMP1 ACH CE1 CP1 CN1 OE1 CO1 CMF1

**HVERR** 

CE2

ECTL1

CP2

ECTL0

CN<sub>2</sub>

HVA

OE2

HVE

CO<sub>2</sub>

SV

Bit functions and addresses

Special function registers - P89LPC935/936 continued

**SFR** 

addr.

ADH

F1H

F2H

F3H

95H

83H

82H

E7H

E6H

E4H

**MSB** 

**EEIF** 

BUSY

**Product data sheet** 

Name	Description	SFR	Bit functi	ons and ad	dresses						Reset	value
		addr.	MSB							LSB	Hex	Binary
I2SCLL	Serial clock generator/SCL duty cycle register low	DCH									00	00000000
I2STAT	I <sup>2</sup> C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	11111000
ICRAH	Input capture A register high	ABH									00	00000000
ICRAL	Input capture A register low	AAH									00	00000000
ICRBH	Input capture B register high	AFH									00	00000000
ICRBL	Input capture B register low	AEH									00	00000000
	Bit	address	AF	AE	AD	AC	AB	AA	A9	<b>A8</b>		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	00000000
	Bit	address	EF	EE	ED	EC	EB	EA	<b>E9</b>	E8		
IEN1*	Interrupt enable 1	E8H	EADEE	EST	-	ECCU	ESPI	EC	EKBI	EI2C	00 [1]	00x00000
	Bit	address	BF	BE	BD	ВС	ВВ	BA	B9	B8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[1]	x0000000
IP0H	Interrupt priority 0 high	В7Н	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00[1]	x0000000
	Bit	address	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	PADEE	PST	-	PCCU	PSPI	PC	PKBI	PI2C	00 [1]	00x00000
IP1H	Interrupt priority 1 high	F7H	PAEEH	PSTH	-	PCCUH	PSPIH	PCH	PKBIH	PI2CH	00 [1]	00x00000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00[1]	xxxxxx00
KBMASK	Keypad interrupt mask register	86H									00	00000000
KBPATN	Keypad pattern register	93H									FF	11111111
OCRAH	Output compare A register high	EFH									00	00000000
OCRAL	Output compare A register low	EEH									00	00000000
OCRBH	Output compare B register high	FBH									00	00000000
OCRBL	Output compare B register low	FAH									00	00000000

Semiconductors

**Table 6:** Special function registers - P89LPC935/936 continued \* indicates SFRs that are bit addressable.

Name	Description	ons and ad	ns and addresses							Reset value		
		addr.	MSB							LSB	Hex	Binary
OCRCH	Output compare C registe high	er FDH									00	00000000
OCRCL	Output compare C registe low	er FCH									00	00000000
OCRDH	Output compare D registe high	er FFH									00	00000000
OCRDL	Output compare D registe low	er FEH									00	00000000
		Bit address	87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0		<u>[1]</u>
		Bit address	97	96	95	94	93	92	91	90		
P1*	Port 1	90H	OCC	OCB	RST	INT1	ĪNT0/ SDA	T0/SCL	RXD	TXD		<u>[1]</u>
		Bit address	A7	A6	A5	<b>A4</b>	А3	A2	<b>A</b> 1	Α0		
P2*	Port 2	A0H	ICA	OCA	SPICLK	SS	MISO	MOSI	OCD	ICB		<u>[1]</u>
		Bit address	B7	<b>B6</b>	<b>B5</b>	B4	B3	B2	B1	B0		
P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2		<u>[1]</u>
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF [1]	11111111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00 [1]	00000000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3 [1]	11x1xx11
P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00 [1]	00x0xx00
P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF [1]	11111111
P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00 [1]	00000000
P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03[1]	xxxxxx11
P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[1]	xxxxxx00
PCON	Power control register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	00000000
PCONA	Power control register A	B5H	RTCPD	DEEPD	VCPD	ADPD	I2PD	SPPD	SPD	CCUPD	00 [1]	00000000
		Bit address	D7	D6	D5	D4	D3	D2	D1	D0		
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	00000000
PT0AD	Port 0 digital input disable	e F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00000x

**Product data sheet** 

8-bit microcontroller with accelerated two-clock 80C51 core

P89LPC933/934/935/936

**Table 6:** Special function registers - P89LPC935/936 continued \* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functi	ons and ac	Idresses						Reset v	/alue
		addr.	MSB							LSB	Hex	Binary
RSTSRC	Reset source register	DFH	-	-	BOF	POF	R_BK	R_WD	R_SF	R_EX		[3]
RTCCON	Real-time clock control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60[1][6]	011xxx00
RTCH	Real-time clock register high	D2H									00 [6]	00000000
RTCL	Real-time clock register low	D3H									00 [6]	00000000
SADDR	Serial port address register	A9H									00	00000000
SADEN	Serial port address enable	В9Н									00	00000000
SBUF	Serial Port data buffer register	99H									xx	xxxxxxx
	Bit ac	ddress	9F	9E	9D	9C	9B	9A	99	98		
SCON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	00000000
SSTAT	Serial port extended status register	BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	00000000
SP	Stack pointer	81H									07	00000111
SPCTL	SPI control register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	04	00000100
SPSTAT	SPI status register	E1H	SPIF	WCOL	-	-	-	-	-	-	00	00xxxxxx
SPDAT	SPI data register	ЕЗН									00	00000000
TAMOD	Timer 0 and 1 auxiliary mode	8FH	-	-	-	T1M2	-	-	-	T0M2	00	xxx0xxx0
	Bit ac	ddress	8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00	00000000
TCR20*	CCU control register 0	C8H	PLEEN	HLTRN	HLTEN	ALTCD	ALTAB	TDIR2	TMOD21	TMOD20	00	00000000
TCR21	CCU control register 1	F9H	TCOU2	-	-	-	PLLDV.3	PLLDV.2	PLLDV.1	PLLDV.0	00	0xxx0000
TH0	Timer 0 high	8CH									00	00000000
TH1	Timer 1 high	8DH									00	00000000
TH2	CCU timer high	CDH									00	00000000
TICR2	CCU interrupt control register	С9Н	TOIE2	TOCIE2 D	TOCIE2 C	TOCIE2B	TOCIE2A	-	TICIE2B	TICIE2A	00	00000x00
TIFR2	CCU interrupt ag register	E9H	TOIF2	TOCF2D	TOCF2C	TOCF2B	TOCF2A	-	TICF2B	TICF2A	00	00000x00
TISE2	CCU interrupt status encode register	DEH	-	-	-	-	-	ENCINT. 2	ENCINT. 1	ENCINT. 0	00	xxxxx000
TL0	Timer 0 low	8AH									00	00000000
TL1	Timer 1 low	8BH									00	00000000

Semiconductors

Special function registers - P89LPC935/936 continued Table 6:

\* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	ons and ad	Idresses						Reset	value
		addr.	MSB							LSB	Hex	Binary
TL2	CCU timer low	ССН									00	00000000
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	TOMO	00	00000000
TOR2H	CCU reload register high	CFH									00	00000000
TOR2L	CCU reload register low	CEH									00	00000000
TPCR2H	Prescaler control register high	СВН	-	-	-	-	-	-	TPCR2H. 1	TPCR2H.	00	xxxxxx00
TPCR2L	Prescaler control register low	CAH	TPCR2L.	TPCR2L.	TPCR2L. 5	TPCR2L.	TPCR2L.	TPCR2L. 2	TPCR2L.	TPCR2L.	00	00000000
TRIM	Internal oscillator trim register	96H	RCCLK	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0		[5] [6]
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK		[4] [6]
WDL	Watchdog load	C1H									FF	11111111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	СЗН										

- [1] All ports are in input only (high-impedance) state after power-up.
- [2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [3] The RSTSRC register re ects the cause of the P89LPC933/934/935/936 reset. Upon a power-up reset, all reset source ags are cleared except POF and B OF; the power-on reset value is xx110000.
- [4] After reset, the value is 111001x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.
- [5] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [6] The only reset source that affects these SFRs is power-on reset.

#### 8.2 Enhanced CPU

The P89LPC933/934/935/936 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

#### 8.3 Clocks

#### 8.3.1 Clock definitions

The P89LPC933/934/935/936 device has several internal clocks as de ned below:

**OSCCLK** — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see Figure 8) and can also be optionally divided to a slower frequency (see Section 8.8 CPU Clock (CCLK) modi cation: DIVM register).

Remark: fosc is de ned as the OSCCLK frequency.

**CCLK** — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

RCCLK — The internal 7.373 MHz RC oscillator output.

**PCLK** — Clock for the various peripheral devices and is <sup>CCLK</sup>/<sub>2</sub>.

# 8.3.2 CPU clock (OSCCLK)

The P89LPC933/934/935/936 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are con gured when the FLASH is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 12 MHz.

#### 8.3.3 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this con guration.

#### 8.3.4 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this con guration.

# 8.3.5 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 12 MHz. Ceramic resonators are also supported in this con guration.

#### 8.3.6 Clock output

The P89LPC933/934/935/936 supports a user-selectable clock output function on the XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator,

external clock input on X1) and if the RTC is not using the crystal oscillator as its clock source. This allows external devices to synchronize to the P89LPC933/934/935/936. This output is enabled by the ENCLK bit in the TRIM register.

The frequency of this clock output is  $\frac{1}{2}$  that of the CCLK. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power.

#### 8.4 On-chip RC oscillator option


The P89LPC933/934/935/936 has a 6-bit TRIM register that can be used to tune the frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory preprogrammed value to adjust the oscillator frequency to 7.373 MHz,  $\pm$  1 % at room temperature. End-user applications can write to the TRIM register to adjust the on-chip RC oscillator to other frequencies.

# 8.5 Watchdog oscillator option

The watchdog has a separate oscillator which has a frequency of 400 kHz. This oscillator can be used to save power when a high clock frequency is not needed.

# 8.6 External clock input option

In this con guration, the processor clock is derived from an external source driving the XTAL1/P3.1 pin. The rate may be from 0 Hz up to 12 MHz. The XTAL2/P3.0 pin may be used as a standard port pin or a clock output.



## 8.7 CPU Clock (CCLK) wake-up delay

The P89LPC933/934/935/936 has an internal wake-up timer that delays the clock until it stabilizes depending on the clock source used. If the clock source is any of the three crystal selections (low, medium and high frequencies) the delay is 992 OSCCLK cycles plus 60  $\mu$ s to 100  $\mu$ s. If the clock source is either the internal RC oscillator, watchdog oscillator, or external clock, the delay is 224 OSCCLK cycles plus 60  $\mu$ s to 100  $\mu$ s.

# 8.8 CPU Clock (CCLK) modification: DIVM register

The OSCCLK frequency can be divided down up to 510 times by con guring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

# 8.9 Low power select

The P89LPC933/934/935/936 is designed to run at 12 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to lower the power consumption further. On any reset, CLKLP is logic 0 allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

#### 8.10 Memory organization

The various P89LPC933/934/935/936 memory spaces are as follows:

#### DATA

128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

#### IDATA

Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.

#### • SFR

Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.

#### XDATA (P89LPC935/936)

External Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the SPTR, R0, or R1. All or part of this space could be implemented on-chip. The P89LPC935/936 has 512 bytes of on-chip XDATA memory.

#### • CODE

64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89LPC933/934/935/936 have 4 KB/8 kB/16 kB of on-chip Code memory.

The P89LPC935/936 also has 512 bytes of on-chip Data EEPROM that is accessed via SFRs (see Section 8.27 Data EEPROM (P89LPC935/936) ).

## 8.11 Data RAM arrangement

The 768 bytes of on-chip RAM are organized as shown in Table 7.

Table 7: On-chip data memory usages

Туре	Data RAM	Size (bytes)
DATA	Memory that can be addressed directly and indirectly	128
IDATA	Memory that can be addressed indirectly	256
XDATA	Auxiliary (External Data) on-chip memory that is accessed using the MOVX instructions (P89LPC935/936)	512

### 8.12 Interrupts

The P89LPC933/934/935/936 uses a four priority level interrupt structure. This allows great exibility in controlling the handling of the many interrupt sources. The P89LPC933/934/935/936 supports 15 interrupt sources: external interrupts 0 and 1, timers 0 and 1, serial port Tx, serial port Rx, combined serial port Rx/Tx, brownout detect, watchdog/Real-Time clock, I<sup>2</sup>C-bus, keyboard, comparators 1 and 2, SPI, CCU, data EEPROM write/ADC completion.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1, and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced.

If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking.

**Remark:** The arbitration ranking is only used to resolve pending requests of the same priority level.


#### 8.12.1 External interrupt inputs

The P89LPC933/934/935/936 has two external interrupt inputs as well as the Keypad Interrupt function. The two interrupt inputs are identical to those present on the standard 80C51 microcontrollers.

These external interrupts can be programmed to be level-triggered or edge-triggered by setting or clearing bit IT1 or IT0 in Register TCON.

In edge-triggered mode, if successive samples of the  $\overline{\mathsf{INTn}}$  pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request ag IEn in TCON is set, causing an interrupt request.

If an external interrupt is enabled when the P89LPC933/934/935/936 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to Section 8.15 Power reduction modes for details.



9397 750 14035

' Koninklijke Philips Electronics N.V. 2004. All rights reserved.

#### 8.13 I/O ports

The P89LPC933/934/935/936 has four I/O ports: Port 0, Port 1, Port 2, and Port 3. Ports 0, 1 and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in Table 8.

Table 8: Number of I/O pins available

Clock source	Reset option	Number of I/O pins (28-pin package)
On-chip oscillator or watchdog oscillator	No external reset (except during power-up)	26
	External RST pin supported	25
External clock input	No external reset (except during power-up)	25
	External RST pin supported	24
Low/medium/high speed oscillator (external crystal or resonator)	No external reset (except during power-up)	24
	External RST pin supported	23

#### 8.13.1 Port configurations

All but three I/O port pins on the P89LPC933/934/935/936 may be con gured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input-only. Two con guration registers for each port select the output type for each port pin.

- 1. P1.5 (RST) can only be an input and cannot be con gured.
- 2. P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be con gured to be either input-only or open-drain.

#### 8.13.1.1 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to recon gure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

The P89LPC933/934/935/936 is a 3 V device, but the pins are 5 V-tolerant. In quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current owing from the pin to  $V_{DD}$ , causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt trigger input that also has a glitch suppression circuit.

#### 8.13.1.2 Open-drain output configuration

The open-drain output con guration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port con gured in this manner must have an external pull-up, typically a resistor tied to  $V_{DD}$ .

29 of 71

An open-drain port pin has a Schmitt trigger input that also has a glitch suppression circuit.

#### 8.13.1.3 Input-only configuration

The input-only port con guration has no output drivers. It is a Schmitt trigger input that also has a glitch suppression circuit.

#### 8.13.1.4 Push-pull output configuration

The push-pull output con guration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt trigger input that also has a glitch suppression circuit.

## 8.13.2 Port 0 analog functions

The P89LPC933/934/935/936 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high-impedance) mode.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD[1:5] defaults to logic 0s to enable digital functions.

#### 8.13.3 Additional port features

After power-up, all pins are in Input-Only mode.

Remark: Please note that this is different from the LPC76x series of devices.

- After power-up, all I/O pins except P1.5, may be con gured by software.
- Pin P1.5 is input only. Pins P1.2 and P1.3 and are con gurable for either input-only or open-drain.

Every output on the P89LPC933/934/935/936 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to <a href="Table 11">Table 11</a> Static characteristics for detailed speci cations.

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

# 8.14 Power monitoring functions

The P89LPC933/934/935/936 incorporates power monitoring functions designed to prevent incorrect operation during initial power-up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-on detect and brownout detect.

#### 8.14.1 Brownout detection

The brownout detect function determines if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be con gured to generate an interrupt.

Brownout detection may be enabled or disabled in software.

If brownout detection is enabled, the operating voltage range for  $V_{DD}$  is 2.7 V to 3.6 V, and the brownout condition occurs when  $V_{DD}$  falls below the brownout trip voltage,  $V_{BO}$  (see Table 11 Static characteristics ), and is negated when  $V_{DD}$  rises above  $V_{BO}$ . If brownout detection is disabled, the operating voltage range for  $V_{DD}$  is 2.4 V to 3.6 V. If the P89LPC933/934/935/936 device is to operate with a power supply that can be below 2.7 V, BOE should be left in the unprogrammed state so that the device can operate at 2.4 V, otherwise continuous brownout reset may prevent the device from operating.

For correct activation of brownout detect, the  $V_{DD}$  rise and fall times must be observed. Please see Table 11 Static characteristics for speci cations.

#### 8.14.2 Power-on detection

The power-on detect has a function similar to the brownout detect, but is designed to work as power comes up initially, before the power supply voltage reaches a level where brownout detect can work. The POF ag in the RSTSRC register is set to indicate an initial power-up condition. The POF ag will remain set until cleared by software.

#### 8.15 Power reduction modes

The P89LPC933/934/935/936 supports three different power reduction modes. These modes are Idle mode, Power-down mode, and total Power-down mode.

#### 8.15.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

#### 8.15.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. The P89LPC933/934/935/936 exits Power-down mode via any reset, or certain interrupts. In Power-down mode, the power supply voltage may be reduced to the RAM keep-alive voltage  $V_{RAM}$ . This retains the RAM contents at the point where Power-down mode was entered. SFR contents are not guaranteed after  $V_{DD}$  has been lowered to  $V_{RAM}$ , therefore it is highly recommended to wake up the processor via reset in this case.  $V_{DD}$  must be raised to within the operating range before the Power-down mode is exited.

Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: brownout detect, watchdog timer, Comparators (note that Comparators can be powered-down separately), and RTC/System Timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.

#### 8.15.3 Total Power-down mode

This is the same as Power-down mode except that the brownout detection circuitry and the voltage comparators are also disabled to conserve additional power. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled. If the internal RC oscillator is used to clock the RTC during power-down, there will be high power consumption. Please use an external low frequency clock to achieve low power with the RTC running during power-down.

#### **8.16** Reset

The P1.5/RST pin can function as either an active-LOW reset input or as a digital input, P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to logic 1, enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

Remark: During a power-up sequence, the RPE selection is overridden and this pin will always functions as a reset input. An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset. After power-up this input will function either as an external reset input or as a digital input as de ned by the RPE bit. Only a power-up reset will temporarily override the selection de ned by RPE bit. Other sources of reset will not override the RPE bit.

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user con gured via UCFG1).
- Power-on detect.
- Brownout detect.
- · Watchdog timer.
- Software reset.
- UART break character detect reset.

For every reset source, there is a ag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These ag bits can be cleared in software by writing a logic 0 to the corresponding bit. More than one ag bit may be set:

- During a power-on reset, both POF and BOF are set but the other ag bits are cleared.
- For any other reset, previously set ag bits that have not been cleared will remain set.

#### 8.16.1 Reset vector

Following reset, the P89LPC933/934/935/936 will fetch instructions from either address 0000H or the boot address. The boot address is formed by using the boot vector as the high byte of the address and the low byte of the address = 00H.

The boot address will be used if a UART break reset occurs, or the non-volatile boot status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see *P89LPC933/934/935/936 User manual*). Otherwise, instructions will be fetched from address 0000H.

#### 8.17 Timers/counters 0 and 1

The P89LPC933/934/935/936 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be con gured to operate either as timers or event counter. An option to automatically toggle the T0 and/or T1 pins upon timer over ow has been added.

In the Timer function, the register is incremented every machine cycle.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.

Timer 0 and Timer 1 have ve operating modes (modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

#### 8.17.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is con gured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

#### 8.17.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

#### 8.17.3 Mode 2

Mode 2 con gures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

#### 8.17.4 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

#### 8.17.5 Mode 6

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

## 8.17.6 Timer overflow toggle output

Timers 0 and 1 can be con gured to automatically toggle a port output whenever a timer over ow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the 1st timer over ow when this mode is turned on.

#### 8.18 RTC/system timer

The P89LPC933/934/935/936 has a simple RTC that allows a user to continue running an accurate timer while the rest of the device is powered-down. The RTC can be a wake-up or an interrupt source. The RTC is a 23-bit down counter comprised of a 7-bit prescaler and a 16-bit loadable down counter. When it reaches all logic 0s, the counter will be reloaded again and the RTCF ag will be set. The clock source for this counter can be either the CPU clock (CCLK) or the XTAL oscillator, provided that the XTAL oscillator is not

9397 750 14035

'Koninklijke Philips Electronics N.V. 2004. All rights reserved.

being used as the CPU clock. If the XTAL oscillator is used as the CPU clock, then the RTC will use CCLK as its clock source. Only power-on reset will reset the RTC and its associated SFRs to the default state.

## 8.19 CCU (P89LPC935/936)

This unit features:

- A 16-bit timer with 16-bit reload on over ow.
- Selectable clock, with prescaler to divide clock source by any integral number between 1 and 1024.
- Four Compare/PWM outputs with selectable polarity
- Symmetrical/Asymmetrical PWM selection
- Two Capture inputs with event counter and digital noise rejection Iter
- Seven interrupts with common interrupt vector (one Over ow, 2 Capture, 4 Compare)
- Safe 16-bit read/write via shadow registers.

## 8.19.1 CCU Clock (CCUCLK)

The CCU runs on the CCUCLK, which is either PCLK in basic timer mode, or the output of a PLL. The PLL is designed to use a clock source between 0.5 MHz to 1 MHz that is multiplied by 32 to produce a CCUCLK between 16 MHz and 32 MHz in PWM mode (asymmetrical) or symmetrical). The PLL contains a 4-bit divider to help divide PCLK into a frequency between 0.5 MHz and 1 MHz.

# 8.19.2 CCUCLK prescaling

This CCUCLK can further be divided down by a prescaler. The prescaler is implemented as a 10-bit free-running counter with programmable reload at over ow.

#### 8.19.3 Basic timer operation

The Timer is a free-running up/down counter with a direction control bit. If the timer counting direction is changed while the counter is running, the count sequence will be reversed. The timer can be written or read at any time.

When a reload occurs, the CCU Timer Over ow Interrupt Flag will be set, and an interrupt generated if enabled. The 16-bit CCU Timer may also be used as an 8-bit up/down timer.

## 8.19.4 Output compare

There are four output compare channels A, B, C and D. Each output compare channel needs to be enabled in order to operate and the user will have to set the associated I/O pin to the desired output mode to connect the pin. When the contents of the timer matches that of a capture compare control register, the Timer Output Compare Interrupt Flag (TOCFx) becomes set. An interrupt will occur if enabled.

# 8.19.5 Input capture

Input capture is always enabled. Each time a capture event occurs on one of the two input capture pins, the contents of the timer is transferred to the corresponding 16-bit input capture register. The capture event can be programmed to be either rising or falling edge triggered. A simple noise lter can be enabled on the input capture by enabling the Input

9397 750 14035

**Product data sheet** 

Capture Noise Filter bit. If set, the capture logic needs to see four consecutive samples of the same value in order to recognize an edge as a capture event. An event counter can be set to delay a capture by a number of capture events.


## 8.19.6 PWM operation


PWM operation has two main modes, symmetrical and asymmetrical.

In asymmetrical PWM operation the CCU Timer operates in down-counting mode regardless of the direction control bit.

In symmetrical mode, the timer counts up/down alternately. The main difference from basic timer operation is the operation of the compare module, which in PWM mode is used for PWM waveform generation.


As with basic timer operation, when the PWM (compare) pins are connected to the compare logic, their logic state remains unchanged. However, since bit FCO is used to hold the halt value, only a compare event can change the state of the pin.





# 8.19.7 Alternating output mode

In asymmetrical mode, the user can set up PWM channels A/B and C/D as alternating pairs for bridge drive control. In this mode the output of these PWM channels are alternately gated on every counter cycle.



#### 8.19.8 PLL operation

The PWM module features a PLL that can be used to generate a CCUCLK frequency between 16 MHz and 32 MHz. At this frequency the PWM module provides ultrasonic PWM frequency with 10-bit resolution provided that the crystal frequency is 1 MHz or higher. The PLL is fed an input signal from 0.5 MHz to 1 MHz and generates an output signal of 32 times the input frequency. This signal is used to clock the timer. The user will have to set a divider that scales PCLK by a factor from 1 to 16. This divider is found in the SFR register TCR21. The PLL frequency can be expressed as shown in Equation 1.


$$PLL frequency = \frac{PCLK}{(N+I)}$$
 (1)

Where: N is the value of PLLDV3:0.

Since N ranges from 0 to 15, the CCLK frequency can be in the range of PCLK to PCLK 16.

# 8.19.9 CCU interrupts

There are seven interrupt sources on the CCU which share a common interrupt vector.



# 8.20 **UART**

The P89LPC933/934/935/936 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 over ow cannot be used as a baud rate source. The P89LPC933/934/935/936 does include an independent Baud Rate Generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 over ow, or the independent Baud Rate Generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

#### 8.20.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB rst. The baud rate is xed at  $^{1}\!\!/_{16}$  of the CPU clock frequency.

#### 8.20.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB rst), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 over ow rate or the Baud Rate Generator (described in <a href="Section 8.20.5">Section 8.20.5</a>
<a href="Baud rate generator and selection">Baud rate generator and selection</a>).</a>

#### 8.20.3 Mode 2

11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB rst), a programmable 9 <sup>th</sup> data bit, and a stop bit (logic 1). When data is transmitted, the 9<sup>th</sup> data bit (TB8 in SCON) can be assigned the value of logic 0 or logic 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9<sup>th</sup> data bit goes into RB8 in Special Function Register SCON, while the stop bit is not saved. The baud rate is programmable to either  $\frac{1}{16}$  or  $\frac{1}{32}$  of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


#### 8.20.4 Mode 3

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB rst), a programmable 9 <sup>th</sup> data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 over ow rate or the Baud Rate Generator (described in Section 8.20.5 Baud rate generator and selection ).

# 8.20.5 Baud rate generator and selection

The P89LPC933/934/935/936 enhanced UART has an independent Baud Rate Generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see <u>Figure 14</u>). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent Baud Rate Generator uses CCLK.



#### 8.20.6 Framing error

Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is logic 1, framing errors can be made available in SCON.7 respectively. If SMOD0 is logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is logic 0.

9397 750 14035

#### 8.20.7 Break detect

Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.

# 8.20.8 Double buffering

The UART has a transmit double buffer that allows buffering of the next character to be written to SBUF while the rst character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SnBUF while the previous data is being shifted out. Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = 0).

# 8.20.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated when the double buffer is ready to receive new data.

# 8.20.10 The 9<sup>th</sup> bit (bit 8) in double buffering (modes 1, 2 and 3)

If double buffering is disabled TB8 can be written before or after SBUF is written, as long as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until the bit is shifted out, as indicated by the Tx interrupt.


If double buffering is enabled, TB8 **must** be updated before SBUF is written, as TB8 will be double-buffered together with SBUF data.


# 8.21 I<sup>2</sup>C-bus serial interface

The I<sup>2</sup>C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features:

- Bi-directional data transfer between masters and slaves
- Multi master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I<sup>2</sup>C-bus may be used for test and diagnostic purposes.


A typical I<sup>2</sup>C-bus con guration is shown in <u>Figure 15</u>. The P89LPC933/934/935/936 device provides a byte-oriented I<sup>2</sup>C-bus interface that supports data transfers up to 400 kHz.





#### 8.22 SPI

The P89LPC933/934/935/936 provides another high-speed serial communication interface the SPI interface. SPI is a full-duplex, high-speed, synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be supported in Master mode or up to 2 Mbit/s in Slave mode. It has a Transfer Completion Flag and Write Collision Flag Protection.





The SPI interface has four pins: SPICLK, MOSI, MISO and SS:


- SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data ows from master to slave on MOSI (Master Out Slave In) pin and ows from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output in the master mode and is input in the slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0 (reset value), these pins are con gured for port functions.
- SS is the optional slave select pin. In a typical con guration, an SPI master asserts
  one of its port pins to select one SPI device as the current slave. An SPI slave device
  uses its SS pin to determine whether it is selected.

Typical connections are shown in Figure 18 through Figure 20.

# 8.22.1 Typical SPI configurations








# 8.23 Analog comparators

Two analog comparators are provided on the P89LPC933/934/935/936. Input and output options allow use of the comparators in a number of different con gurations. Comparator operation is such that the output is a logic 1 (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be con gured to cause an interrupt when the output value changes.

The overall connections to both comparators are shown in <u>Figure 21</u>. The comparators function to  $V_{DD} = 2.4 \text{ V}$ .

When each comparator is rst enabled, the comparator output and interrupt ag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt ag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

When a comparator is disabled the comparator s output, COn, goes HIGH. If the comparator output was LOW and then is disabled, the resulting transition of the comparator output from a LOW to HIGH state will set the comparator ag, CMFn. This will cause an interrupt if the comparator interrupt is enabled. The user should therefore disable the comparator interrupt prior to disabling the comparator. Additionally, the user should clear the comparator ag, CMFn, after disabling the comparator.



#### 8.23.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as  $V_{REF}$ , is 1.23 V  $\pm$  10 %.

## 8.23.2 Comparator interrupt

Each comparator has an interrupt ag contained in its con guration register. This ag is set whenever the comparator output changes state. The ag may be polled by software or may be used to generate an interrupt. The two comparators use one common interrupt vector. If both comparators enable interrupts, after entering the interrupt service routine, the user needs to read the ags to determine which comparator caused the interrupt.

# 8.23.3 Comparators and power reduction modes

Either or both comparators may remain enabled when Power-down or Idle mode is activated, but both comparators are disabled automatically in Total Power-down mode.

If a comparator interrupt is enabled (except in Total Power-down mode), a change of the comparator output state will generate an interrupt and wake up the processor. If the comparator output to a pin is enabled, the pin should be con gured in the push-pull mode in order to obtain fast switching times while in Power-down mode. The reason is that with the **oscillator** stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power-down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparators via PCONA.5, or put the device in Total Power-down mode.

# 8.24 Keypad Interrupt (KBI)

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when Port 0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The user can con gure the port via SFRs for different tasks.


The Keypad Interrupt Mask Register (KBMASK) is used to de ne which input pins connected to Port 0 can trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to de ne a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if enabled. The PATN\_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to de ne equal or not-equal for the comparison.

In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x series, the user needs to set KBPATN = 0FFH and PATN\_SEL = 1 (not equal), then any key connected to Port 0 which is enabled by the KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to wake up the CPU from Idle or Power-down modes. This feature is particularly useful in handheld, battery-powered systems that need to carefully manage power consumption yet also need to be convenient to use.

In order to set the ag and cause an interrupt, the pattern on Port 0 must be held longer than six CCLKs.

# 8.25 Watchdog timer

The watchdog timer causes a system reset when it under ows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz watchdog oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 22 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered-down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few  $\mu$ s to a few seconds. Please refer to the *P89LPC933/934/935/936 User manual* for more details.



#### 8.26 Additional features

#### 8.26.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

#### 8.26.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

9397 750 14035

# 8.27 Data EEPROM (P89LPC935/936)

The P89LPC935/936 has 512 bytes of on-chip Data EEPROM. The Data EEPROM is SFR based, byte readable, byte writable, and erasable (via row II and sector II). The user can read, write and II the memory via SFRs and one interrupt. This Data EEPROM provides 100,000 minimum erase/program cycles for each byte.

- Byte Mode: In this mode, data can be read and written one byte at a time.
- Row Fill: In this mode, the addressed row (64 bytes) is Iled with a single value. The entire row can be erased by writing 00H.
- **Sector Fill:** In this mode, all 512 bytes are lled with a single value. The entire sector can be erased by writing 00H.

After the operation nishes, the hardware will set the EEIF bit, which if enabled will generate an interrupt. The ag is cleared by software.

# 8.28 Flash program memory

## 8.28.1 General description

The P89LPC933/934/935/936 Flash memory provides in-circuit electrical erasure and programming. The Flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any Flash sector (1 kB or 2 kB depending on the device) or page (64 bytes). The Chip Erase operation will erase the entire program memory. ICP using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC933/934/935/936 Flash reliably stores memory contents even after 100,000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. The P89LPC933/934/935/936 uses V<sub>DD</sub> as the supply voltage to perform the Program/Erase algorithms.

# 8.28.2 Features

- Programming and erase over the full operating voltage range.
- Byte erase allows code memory to be used for data storage.
- Read/Programming/Erase using ISP/IAP/ICP.
- Internal xed boot ROM, containing low-level IAP routines available to user code.
- Default loader providing ISP via the serial port, located in upper end of user program memory.
- Boot vector allows user-provided Flash loader code to reside anywhere in the Flash memory space, providing exibility to the user.
- Any Flash program/erase operation in 2 ms.
- Programming with industry-standard commercial programmers.
- Programmable security for the code in the Flash for each sector.
- 100,000 typical erase/program cycles for each byte.
- 10 year minimum data retention.

## 8.28.3 Flash organization

The program memory consists of eight 2 kB sectors on the P89LPC936 device, eight 1 kB sectors on the P89LPC934/935 devices, and four 1 kB sectors on the P89LPC933 device. Each sector can be further divided into 64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page register is included which allows from 1 to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.

## 8.28.4 Using Flash as data storage

The Flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

## 8.28.5 Flash programming and erasing

Four different methods of erasing or programming of the Flash are available. The Flash may be programmed or erased in the end-user application (IAP) under control of the application's rmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock - serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing the device to be programmed in circuit through the serial port. The Flash may also be programmed or erased using a commercially available EPROM programmer which supports this device. This device does not provide for direct veri cation of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.

#### 8.28.6 ICP

ICP is performed without removing the microcontroller from the system. The ICP facility consists of internal hardware resources to facilitate remote programming of the P89LPC933/934/935/936 through a two-wire serial interface. The Philips ICP facility has made ICP in an embedded application using commercially available programmers possible with a minimum of additional expense in components and circuit board area. The ICP function uses ve pins. Only a small connector needs to be available to interface your application to a commercial programmer in order to use this feature. Additional details may be found in the *P89LPC933/934/935/936 User manual*.

#### 8.28.7 IAP

IAP is performed in the application under the control of the microcontroller's rmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The Philips IAP has made IAP in an embedded application possible without additional components. Two methods are available to accomplish IAP. A set of prede ned IAP functions are provided in a boot ROM and can be called through a common interface, PGM\_MTP. Several IAP calls are available for use by an application program to permit selective erasing and programming of Flash sectors, pages, security bits, con guration bytes, and device ID. These functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FF03H. The boot ROM occupies the program memory space at the top of the address space from FF00H to FFEFH, thereby not con icting with the user program memory space.

In addition, IAP operations can be accomplished through the use of four SFRs consisting of a control/status register, a data register, and two address registers. Additional details may be found in the *P89LPC933/934/935/936 User manual*.

#### 8.28.8 ISP

ISP is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal rmware to facilitate remote programming of the P89LPC933/934/935/936 through the serial port. This rmware is provided by Philips and embedded within each P89LPC933/934/935/936 device. The Philips ISP facility has made ISP in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses ve pins (V  $_{\rm DD}$ , V  $_{\rm SS}$ , TXD, RXD, and  $\overline{\rm RST}$ ). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature.

#### 8.28.9 Power-on reset code execution

The P89LPC933/934/935/936 contains two special Flash elements: the boot vector and the boot status bit. Following reset, the P89LPC933/934/935/936 examines the contents of the boot status bit. If the boot status bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the boot status bit is set to a value other than zero, the contents of the boot vector are used as the HIGH byte of the execution address and the LOW byte is set to 00H.

Table 9 shows the factory default boot vector settings for these devices.

**Remark:** These settings are different than the original P89LPC932. Tools designed to support the P89LPC933/934/935/936 should be used to program this device, such as Flash Magic version 1.98, or later.

A factory-provided boot loader is preprogrammed into the address space indicated and uses the indicated boot loader entry point to perform ISP functions. This code can be erased by the user.

**Remark:** Users who wish to use this loader should take precautions to avoid erasing the sector that contains this boot loader. Instead, the page erase function can be used to erase the pages located in this sector which are not used by the boot loader.

A custom boot loader can be written with the boot vector set to the custom boot loader, if desired.

Table 9: Default boot vector values and ISP entry points

Device	Default boot vector	Default boot loader entry point	Default boot loader code range	boot sector range
P89LPC933	0FH	0F00H	0E00H to 0FFFH	0C00H to 0FFFH
P89LPC934	1FH	1F00H	1E00H to 1FFFH	1C00H to 1FFFH
P89LPC935	1FH	1F00H	1E00H to 1FFFH	1C00H to 1FFFH
P89LPC936	3FH	3F00H	3E00H to 3FFFH	3C00H to 3FFFH

#### 8.28.10 Hardware activation of the boot loader

The boot loader can also be executed by forcing the device into ISP mode during a power-on sequence (see the *P89LPC933/934/935/936 User manual* for speci c information). This has the same effect as having a non-zero status byte. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the boot vector

is changed, it will no longer point to the factory preprogrammed ISP boot loader code. After programming the Flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

# 8.29 User configuration bytes

Some user-con gurable features of the P89LPC933/934/935/936 must be de ned at power-up and therefore cannot be set by the program after start of execution. These features are con gured through the use of the Flash byte UCFG1. Please see the *P89LPC933/934/935/936 User manual* for additional details.

# 8.30 User sector security bytes

There are eight User Sector Security Bytes on the P89LPC933/934/935/936 device. Each byte corresponds to one sector. Please see the *P89LPC933/934/935/936 User manual* for additional details.

# 9. A/D converter

# 9.1 General description

The P89LPC935/936 have two 8-bit, 4-channel multiplexed successive approximation analog-to-digital converter modules sharing common control logic. The P89LPC933/934 have a single 8-bit, 4-channel multiplexed analog-to-digital converter and an additional DAC module. A block diagram of the A/D converter is shown in Figure 23. Each A/D consists of a 4-input multiplexer which feeds a sample-and-hold circuit providing an input signal to one of two comparator inputs. The control logic in combination with the Successive Approximation Register (SAR) drives a digital-to-analog converter which provides the other input to the comparator. The output of the comparator is fed to the SAR.


#### 9.2 Features

- Two (P89LPC935/936) 8-bit, 4-channel multiplexed input, successive approximation A/D converters with common control logic (one A/D on the P89LPC933/934).
- Four result registers for each A/D.
- Six operating modes
  - Fixed channel, single conversion mode
  - Fixed channel, continuous conversion mode
  - Auto scan, single conversion mode
  - Auto scan, continuous conversion mode
  - Dual channel, continuous conversion mode
  - Single step mode

9397 750 14035

- Four conversion start modes
  - Timer triggered start
  - Start immediately
  - Edge triggered
  - Dual start immediately (P89LPC935/936)
- 8-bit conversion time of ≥3.9 µs at an ADC of 3.3 MHz
- Interrupt or polled operation
- Boundary limits interrupt
- DAC output to a port pin with high output impedance
- Clock divider
- Power down mode

# 9.3 Block diagram



# 9.4 A/D operating modes

# 9.4.1 Fixed channel, single conversion mode

A single input channel can be selected for conversion. A single conversion will be performed and the result placed in the result register which corresponds to the selected input channel. An interrupt, if enabled, will be generated after the conversion completes.

#### 9.4.2 Fixed channel, continuous conversion mode

A single input channel can be selected for continuous conversion. The results of the conversions will be sequentially placed in the four result registers. An interrupt, if enabled, will be generated after every four conversions. Additional conversion results will again cycle through the four result registers, overwriting the previous results. Continuous conversions continue until terminated by the user.

# 9.4.3 Auto scan, single conversion mode

Any combination of the four input channels can be selected for conversion. A single conversion of each selected input will be performed and the result placed in the result register which corresponds to the selected input channel. An interrupt, if enabled, will be generated after all selected channels have been converted. If only a single channel is selected this is equivalent to single channel, single conversion mode.

#### 9.4.4 Auto scan, continuous conversion mode

Any combination of the four input channels can be selected for conversion. A conversion of each selected input will be performed and the result placed in the result register which corresponds to the selected input channel. An interrupt, if enabled, will be generated after all selected channels have been converted. The process will repeat starting with the rst selected channel. Additional conversion results will again cycle through the four result registers, overwriting the previous results. Continous conversions continue until terminated by the user.

#### 9.4.5 Dual channel, continuous conversion mode

This is a variation of the auto scan continuous conversion mode where conversion occurs on two user-selectable inputs. The result of the conversion of the rst channel is placed in result register, ADxDAT0. The result of the conversion of the second channel is placed in result register, ADxDAT1. The rst channel is again converted and its result stored in ADxDAT2. The second channel is again converted and its result placed in ADxDAT3. An interrupt is generated, if enabled, after every set of four conversions (two conversions per channel).

#### 9.4.6 Single step mode

This special mode allows single-stepping in an auto scan conversion mode. Any combination of the four input channels can be selected for conversion. After each channel is converted, an interrupt is generated, if enabled, and the A/D waits for the next start condition. May be used with any of the start modes.

#### 9.5 Conversion start modes

# 9.5.1 Timer triggered start

An A/D conversion is started by the over ow of Timer 0. Once a conversion has started, additional Timer 0 triggers are ignored until the conversion has completed. The Timer triggered start mode is available in all A/D operating modes.

#### 9.5.2 Start immediately

Programming this mode immediately starts a conversion. This start mode is available in all A/D operating modes.

9397 750 14035

# 9.5.3 Edge triggered

An A/D conversion is started by rising or falling edge of P1.4. Once a conversion has started, additional edge triggers are ignored until the conversion has completed. The edge triggered start mode is available in all A/D operating modes.

# 9.5.4 Dual start immediately (P89LPC935/936)

Programming this mode starts a synchronized conversion of both A/D converters. This start mode is available in all A/D operating modes. Both A/D converters must be in the same operating mode. In the continuous conversion modes, both A/D converters must select an identical number of channels. Any trigger of either A/D will start a simultaneous conversion of both A/Ds.

# 9.6 Boundary limits interrupt

Each of the A/D converters has both a high and low boundary limit register. After the four MSBs have been converted, these four bits are compared with the four MSBs of the boundary high and low registers. If the four MSBs of the conversion are outside the limit an interrupt will be generated, if enabled. If the conversion result is within the limits, the boundary limits will again be compared after all 8 bits have been converted. An interrupt will be generated, if enabled, if the result is outside the boundary limits. The boundary limit may be disabled by clearing the boundary limit interrupt enable.

# 9.7 DAC output to a port pin with high output impedance

Each A/D converter s DAC block can be output to a port pin. In this mode, the ADxDAT3 register is used to hold the value fed to the DAC. After a value has been written to the DAC (written to ADxDAT3), the DAC output will appear on the channel 3 pin.

#### 9.8 Clock divider

The A/D converter requires that its internal clock source be in the range of 500 kHz to 3.3 MHz to maintain accuracy. A programmable clock divider that divides the clock from 1 to 8 is provided for this purpose.

#### 9.9 Power-down and Idle mode

In Idle mode the A/C converter, if enabled, will continue to function and can cause the device to exit Idle mode when the conversion is completed if the A/D interrupt is enabled. In Power-down mode or Total Power-down mode, the A/D does not function. If the A/D is enabled, it will consume power. Power can be reduced by disabling the A/D.

54 of 71



# 10. Limiting values

#### Table 10: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). [1]

Symbol	Parameter	Conditions	Min	Max	Unit
T <sub>amb(bias)</sub>	operating bias ambient temperature		<b>-55</b>	+125	°C
T <sub>stg</sub>	storage temperature range		-65	+150	°C
V <sub>xtal</sub>	voltage on XTAL1, XTAL2 pin to $V_{\text{SS}}$		-	$V_{DD} + 0.5$	V
V <sub>n</sub>	voltage on any other pin (except XTAL1, XTAL2) to $V_{\rm SS}$		-0.5	+5.5	V
I <sub>OH(I/O)</sub>	HIGH-level output current per I/O pin		-	20	mA
I <sub>OL(I/O)</sub>	LOW-level output current per I/O pin		-	20	mA
I <sub>I/O(tot)(max)</sub>	maximum total I/O current		-	100	mA
P <sub>tot(pack)</sub>	total power dissipation per package	based on package heat transfer, not device power consumption	-	1.5	W

<sup>[1]</sup> The following applies to the Limiting values:

- a) Stresses above those listed under Limiting values may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in <a href="Table 11">Table 11</a> and <a href="Table 12">Table 12</a> of this speci cation is not implied.
- b) This product includes circuitry speci cally designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
- c) Parameters are valid over operating temperature range unless otherwise speci ed. All voltages are with respect to V <sub>SS</sub> unless otherwise noted.

**Product data sheet** 



# 11. Static characteristics

Table 11: Static characteristics

 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise speci ed.

 $T_{amb} = -40 \,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  for industrial, unless otherwise speci ed.

Symbol	Parameter	Conditions		Min	Typ 📶	Max	Unit
I <sub>DD(oper)</sub>	power supply current, operating	3.6 V; 12 MHz	<u>[7]</u>	-	11	18	mA
I <sub>DD(idle)</sub>	power supply current, Idle mode	3.6 V; 12 MHz	[7]	-	3.25	5	mA
I <sub>DD(PD)</sub>	power supply current, Power-down mode, voltage comparators powered-down	3.6 V	<u>[7]</u>	-	55	80	μΑ
I <sub>DD(TPD)</sub>	power supply current, total Power-down mode	3.6 V	[8]	-	1	5	μΑ
$(dV_{DD}/dt)_r$	V <sub>DD</sub> rise rate			-	-	2	mV/μs
$(dV_{DD}/dt)_f$	V <sub>DD</sub> fall rate			-	-	50	mV/μs
$V_{RAM}$	RAM keep-alive voltage			1.5	-	-	V
$V_{th(HL)}$	negative-going threshold voltage	except SCL, SDA		0.22V <sub>DD</sub>	$0.4V_{DD}$	-	V
V <sub>IL</sub>	LOW-level input voltage	SCL, SDA only		-0.5	-	$0.3V_{DD}$	V
$V_{th(LH)}$	positive-going threshold voltage	except SCL, SDA		-	0.6V <sub>DD</sub>	$0.7V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage	SCL, SDA only		0.7V <sub>DD</sub>	-	5.5	V
V <sub>hys</sub>	hysteresis voltage	Port 1		-	0.2V <sub>DD</sub>	-	V
$V_{OL}$	LOW-level output voltage, all ports, all modes except Hi-Z	I <sub>OL</sub> = 20 mA; V <sub>DD</sub> = 2.4 V to 3.6 V	[5]	-	0.6	1.0	V
		I <sub>OL</sub> = 3.2 mA; V <sub>DD</sub> = 2.4 V to 3.6 V	[5]	-	0.2	0.3	V
V <sub>OH</sub>	HIGH-level output voltage, all ports	$I_{OH} = -20 \mu A;$ $V_{DD} = 2.4 \text{ V to } 3.6 \text{ V};$ quasi-bidirectional mode		V <sub>DD</sub> – 0.3	V <sub>DD</sub> – 0.2	-	V
		$I_{OH}$ = -3.2 mA; $V_{DD}$ = 2.4 V to 3.6 V; push-pull mode		$V_{DD} - 0.7$	V <sub>DD</sub> – 0.4	-	V
		$I_{OH} = -10 \text{ mA};$ $V_{DD} = 3.6 \text{ V};$ push-pull mode		-	3.2	-	V
C <sub>ig</sub>	input-ground capacitance		[6]	-	-	15	pF
I <sub>IL</sub>	logic 0 input current, all ports	V <sub>IN</sub> = 0.4 V	[4]	-	-	-80	μΑ
I <sub>LI</sub>	input leakage current, all ports	$V_{IN} = V_{IL}$ or $V_{IH}$	[3]	-	-	±10	μΑ
I <sub>TL</sub>	logic 1-to-0 transition current, all ports	$V_{IN} = 1.5 \text{ V at}$ $V_{DD} = 3.6 \text{ V}$	[2]	-30	-	-450	μΑ
R <sub>RST</sub>	internal reset pull-up resistor			10	-	30	kΩ




 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise speci ed.

 $T_{amb}$  = -40 °C to +85 °C for industrial, unless otherwise speci ed.

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
$V_{BO}$	brownout trip voltage with BOV = 1, BOPD = 0	$2.4 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	2.40	-	2.70	V
$V_{REF}$	band gap reference voltage		1.11	1.23	1.34	V
TC <sub>(VREF)</sub>	band gap temperature coef cient		-	10	20	ppm/ °C

- [1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.
- [2] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is highest when V<sub>IN</sub> is approximately 2 V.
- [3] Measured with port in high-impedance mode.
- [4] Measured with port in quasi-bidirectional mode.
- [5] See Section 10 Limiting values for steady state (non-transient) limits on I<sub>OL</sub> or I<sub>OH</sub>. If I<sub>OL</sub>/I<sub>OH</sub> exceeds the test condition, V<sub>OL</sub>/V<sub>OH</sub> may exceed the related speci cation.
- [6] Pin capacitance is characterized but not tested.
- [7] The I<sub>DD(oper)</sub>, I<sub>DD(idle)</sub>, and I<sub>DD(PD)</sub> speci cations are measured using an external clock with the following functions disabled: comparators, real-time clock, and watchdog timer.
- [8] The I<sub>DD(TPD)</sub> speci cation is measured using an external clock with the following functions disabled: comparators, real-time clock, brownout detect, and watchdog timer.

# 11.1 I<sub>OH</sub> as a function of V<sub>OH</sub>







Fig 24.  $I_{OH}$  as a function of  $V_{OH}$  (typical values).



b.  $25 \,^{\circ}\text{C}$ ;  $V_{DD} = 2.6 \,\text{V}$ ; push-pull mode



# 12. Dynamic characteristics

Table 12: Dynamic characteristics

 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise speci ed.

 $T_{amb} = -40 \,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  for industrial, unless otherwise speci ed. [1][2]

Symbol	Parameter	Conditions	Variable	clock	f <sub>osc</sub> = '	12 MHz	Unit
			Min	Max	Min	Max	1
f <sub>RCOSC</sub>	internal RC oscillator frequency		7.189	7.557	7.189	7.557	MHz
f <sub>WDOSC</sub>	internal watchdog oscillator frequency		320	520	320	520	kHz
fosc	oscillator frequency	$V_{DD} = 2.4 \text{ V to } 3.6 \text{ V}$	0	12	-	-	MHz
		$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	0	15	-	-	MHz
		$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$	0	18	-	-	MHz
t <sub>CLCL</sub>	clock cycle	see Figure 27	83	-	-	-	ns
f <sub>CLKLP</sub>	CLKLP active frequency		0	8	-	-	MHz
Glitch filt	er						
	glitch rejection, P1.5/RST pin		-	50	-	50	ns
	signal acceptance, P1.5/RST pin		125	-	125	-	ns
	glitch rejection, any pin except P1.5/RST		-	15	-	15	ns
	signal acceptance, any pin except P1.5/RST		50	-	50	-	ns
External	clock						
t <sub>CHCX</sub>	HIGH time	see Figure 27	33	t <sub>CLCL</sub> - t <sub>CLCX</sub>	33	-	ns
t <sub>CLCX</sub>	LOW time	see Figure 27	33	$t_{CLCL} - t_{CHCX}$	33	-	ns
t <sub>CLCH</sub>	rise time	see Figure 27	-	8	-	8	ns
t <sub>CHCL</sub>	fall time	see Figure 27	-	8	-	8	ns
Shift regi	ster (UART mode 0)						
t <sub>XLXL</sub>	serial port clock cycle time	see Figure 25	16t <sub>CLCL</sub>	-	1333	-	ns
t <sub>QVXH</sub>	output data set-up to clock rising edge	see Figure 25	13t <sub>CLCL</sub>	-	1083	-	ns
t <sub>XHQX</sub>	output data hold after clock rising edge	see Figure 25	-	t <sub>CLCL</sub> + 20	-	103	ns
t <sub>XHDX</sub>	input data hold after clock rising edge	see Figure 25	-	0	-	0	ns
t <sub>XHDV</sub>	input data valid to clock rising edge	see Figure 25	150	-	150	-	ns
SPI interf	ace						
f <sub>SPI</sub>	operating frequency						
	slave		0	CCLK/6	0	2.0	MHz
	master		-	CCLK/4	-	3.0	MHz
t <sub>SPICYC</sub>	cycle time	see <u>Figure 26</u> , <u>28</u> ,					
	slave	<u>29, 30</u>	<sup>6</sup> ∕CCLK	-	500	-	ns
	master		⁴∕cclk	-	333	-	ns

9397 750 14035

'Koninklijke Philips Electronics N.V. 2004. All rights reserved.



 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise speci ed.


 $T_{amb} = -40 \,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  for industrial, unless otherwise speci ed. [1][2]


Symbol	Parameter	Conditions	tions Variable clock Min Max		f <sub>osc</sub> =	12 MHz	Unit	
			Min	Max	Min	Max		
t <sub>SPILEAD</sub>	enable lead time (slave)	see <u>Figure 29</u> , <u>30</u>	'	'	'	1		
	2.0 MHz	_	250	-	250	-	ns	
t <sub>SPILAG</sub>	enable lag time (slave)	see <u>Figure 29</u> , <u>30</u>						
	2.0 MHz	_	250	-	250	-	ns	
tspickh	SPICLK HIGH time	see Figure 26, 28,						
t <sub>SPICLKL</sub>	master	<u>29, 30</u>	<sup>2</sup> /cclk	-	165	-	ns	
	slave	_	<sup>3</sup> /cclk	-	250	-	ns	
tspiclkl	SPICLK LOW time	see Figure 26, 28,						
	master	<u>29, 30</u>	<sup>2</sup> /cclk	-	165	-	ns	
	slave	-	³∕cclk	-	250	-	ns	
t <sub>SPIDSU</sub>	data set-up time (master or slave)	see <u>Figure 26</u> , <u>28</u> , <u>29</u> , <u>30</u>	100	-	100	-	ns	
t <sub>SPIDH</sub>	data hold time (master or slave)	see <u>Figure 26</u> , <u>28</u> , <u>29</u> , <u>30</u>	100	-	100	-	ns	
t <sub>SPIA</sub>	access time (slave)	see <u>Figure 29</u> , <u>30</u>	0	120	0	120	ns	
t <sub>SPIDIS</sub>	disable time (slave)	see Figure 29, 30						
	2.0 MHz	-	0	240	-	240	ns	
t <sub>SPIDV</sub>	enable to output data valid	see Figure 26, 28,						
	2.0 MHz	<u>29, 30</u>	-	240	-	240	ns	
	3.0 MHz	-	-	167	-	167	ns	
t <sub>SPIOH</sub>	output data hold time	see <u>Figure 26</u> , <u>28</u> , <u>29</u> , <u>30</u>	0	-	0	-	ns	
t <sub>SPIR</sub>	rise time	see Figure 26, 28,						
	SPI outputs (SPICLK, MOSI, MISO)	<u>29, 30</u>	-	100	-	100	ns	
	SPI inputs (SPICLK, MOSI, MISO, SS)	-	-	2000	-	2000	ns	
t <sub>SPIF</sub>	fall time	see <u>Figure 26</u> , <u>28</u> ,						
	SPI outputs (SPICLK, MOSI, MISO)	<u>29, 30</u>	-	100	-	100	ns	
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns	


<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise speci ed.


<sup>[2]</sup> Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.


# 12.1 Waveforms














9397 750 14035

'Koninklijke Philips Electronics N.V. 2004. All rights reserved.




# 12.2 ISP entry mode

#### Table 13: AC characteristics, ISP entry mode

 $V_{DD}$  = 2.4 V to 3.6 V, unless otherwise speci ed.

 $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$  for industrial, unless otherwise speci ed.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{VR}$	$\overline{\text{RST}}$ delay from $V_{DD}$ active		50	-	-	μs
t <sub>RH</sub>	RST HIGH time		1	-	32	μs
t <sub>RL</sub>	RST LOW time		1	-	-	μs



# 13. Other characteristics

# 13.1 Comparator electrical characteristics

## Table 14: Comparator electrical characteristics

 $V_{DD}$  = 2.4 V to 3.6 V, unless otherwise speci ed.

 $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$  for industrial, unless otherwise speci ed.

arrio							
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{IO}$	offset voltage comparator inputs			-	-	±20	mV
V <sub>CR</sub>	common mode range comparator inputs			0	-	$V_{DD} - 0.3$	V
CMRR	common mode rejection ratio		<u>[1]</u>	-	-	-50	dB
	response time			-	250	500	ns
	comparator enable to output valid			-	-	10	μs
I <sub>IL</sub>	input leakage current, comparator	$0 < V_{IN} < V_{DD}$		-	-	±10	μΑ

<sup>[1]</sup> This parameter is characterized, but not tested in production.

**Product data sheet** 

# 13.2 A/D converter electrical characteristics

# Table 15: A/D converter electrical characteristics

 $V_{DD}$  = 2.4 V to 3.6 V, unless otherwise speci ed.

 $T_{amb}$  = -40 °C to +85 °C for industrial, unless otherwise speci ed.


All limits valid for an external source impedance of less than 10 k $\Omega$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$AV_{IN}$	analog input voltage		$V_{SS} - 0.2$	-	V <sub>SS</sub> + 0.2	V
C <sub>IA</sub>	analog input capacitance		-	-	15	pF
D <sub>NL</sub>	differential non-linearity		-	-	±1	LSB
I <sub>NL</sub>	integral non-linearity		-	-	±1	LSB
OS <sub>e</sub>	offset error		-	-	±2	LSB
G <sub>e</sub>	gain error		-	-	±1	%
T <sub>ue</sub>	total unadjusted error		-	-	±2	LSB
M <sub>CTC</sub>	channel-to-channel matching		-	-	±1	LSB
$\alpha_{ct(port)}$	crosstalk between port inputs	0 kHz to 100 kHz	-	-	-60	dB
SR <sub>in</sub>	input slew rate		-	-	100	V/ms
t <sub>ADC</sub>	conversion time	A/D enabled	-	-	13	ADC clocks

# 14. Package outline

#### PLCC28: plastic leaded chip carrier; 28 leads

#### SOT261-2



inches

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.450 0.450

0.013 0.026

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT261-2	112E08	MS-018	EDR-7319		<del>99-12-27</del> 01-11-15

0.39

0.485 0.485

0.05

0.39

Fig 32. Package outline SOT261-2 (PLCC28).

0.01

0.02

9397 750 14035

'Koninklijke Philips Electronics N.V. 2004. All rights reserved.

0.085


0.007

0.007

0.004 0.085

# TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm

SOT361-1



_							-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	9.8 9.6	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.8 0.5	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT361-1		MO-153			<del>99-12-27</del> 03-02-19
				'	

Fig 33. Package outline SOT361-1 (TSSOP28).

9397 750 14035

' Koninklijke Philips Electronics N.V. 2004. All rights reserved.

# HVQFN28: plastic thermal enhanced very thin quad flat package; no leads; 28 terminals; body 6 x 6 x 0.85 mm

SOT788-1




Fig 34. Package outline SOT788-1 (HVQFN28).

9397 750 14035

'Koninklijke Philips Electronics N.V. 2004. All rights reserved.



# 15. Abbreviations

Table 16: Acronym list

Acronym	Description
A/D	Analog to Digital
CCU	Capture/Compare Unit
CPU	Central Processing Unit
DAC	Digital to Analog Converter
EPROM	Erasable Programmable Read-Only Memory
EEPROM	Electrically Erasable Programmable Read-Only Memory
EMI	Electromagnetic Interference
IAP	In-Application Programming
ICP	In-Circuit Programming
ISP	In-System Programming
LED	Light Emitting Diode
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
RC	Resistance-Capacitance
RTC	Real-Time Clock
SFR	Special Function Register
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter



# 16. Revision history

# Table 17: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
P89LPC933_934_ 935_936_5	20041103	Product data sheet			P89LPC933_934_ 935-04
Modi cations:	informatio	v presentation and kB memory).			
P89LPC933_934_ 935-04	20040209	Objective data	-	9397 750 12853	P89LPC933_934_ 935-03

69 of 71

# 17. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective speci cation for product development. Philips Semiconductors reserves the right to change the speci cation in any manner without notice.
II	Preliminary data	Quali cation	This data sheet contains data from the preliminary speci cation. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the speci cation without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product speci cation. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Noti cation (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

# 18. Definitions

**Short-form specification** — The data in a short-form speci cation is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the speci cation is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the speci ed use without further testing or modi cation.

#### 19. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production), relevant changes will be communicated via a Customer Product/Process Change Noti cation (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise speci ed.

# 20. Licenses

#### Purchase of Philips I2C-bus components



Purchase of Philips I<sup>2</sup>C-bus components conveys a license under the Philips I<sup>2</sup>C-bus patent to use the components in the I<sup>2</sup>C-bus system provided the system conforms to the I<sup>2</sup>C-bus speci cation de ned by Koninklijke Philips Electronics N.V. This speci cation can be ordered using the code 9398 393 40011.

#### 21. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales of ce addresses, send an email to: sales.addresses@www.semiconductors.philips.com

Product data sheet

70 of 71



# 22. Contents

1	General description		9.2	Features	-
2	Features		9.3	Block diagram	
2.1	Principal features	1	9.4	A/D operating modes	
2.2	Additional features	2	9.5	Conversion start modes	
3	Product comparison overview	3	9.6	Boundary limits interrupt	54
4	Ordering information	3	9.7	DAC output to a port pin with high output	E 1
4.1	Ordering options		9.8	impedance	
5	Block diagram		9.6 9.9	Power-down and Idle mode	
6	Pinning information		10	Limiting values	
6.1	Pinning		11	Static characteristics	
6.2	Pin description		11.1		
7	Logic symbols			I <sub>OH</sub> as a function of V <sub>OH</sub>	
8	Functional description		12	Dynamic characteristics	
_	Special function registers		12.1	Waveforms	
8.1 8.2	Enhanced CPU		12.2	ISP entry mode	
8.3	Clocks		13	Other characteristics	
8.4	On-chip RC oscillator option		13.1	Comparator electrical characteristics	
8.5	Watchdog oscillator option		13.2	A/D converter electrical characteristics	
8.6	External clock input option		14	Package outline	
8.7	CPU Clock (CCLK) wake-up delay		15	Abbreviations	68
8.8	CPU Clock (CCLK) modi cation:		16	Revision history	69
	DIVM register	26	17	Data sheet status	70
8.9	Low power select	26	18	Definitions	70
8.10	Memory organization		19	Disclaimers	
8.11	Data RAM arrangement		20	Licenses	
8.12	Interrupts		-	Contact information	
8.13	I/O ports		21	Contact information	70
8.14	Power monitoring functions				
8.15	Power reduction modes				
8.16	Reset				
8.17 8.18	Timers/counters 0 and 1				
o. 10 8.19	RTC/system timer CCU (P89LPC935/936)				
8.20	UART				
8.21	I <sup>2</sup> C-bus serial interface				
8.22	SPI				
8.23	Analog comparators				
8.24	Keypad Interrupt (KBI)				
8.25	Watchdog timer				
8.26	Additional features				
8.27	Data EEPROM (P89LPC935/936)				
8.28	Flash program memory				



8.29

8.30 **9** 

9.1

User sector security bytes . . . . . . . . . . 51

General description. . . . . . . . . . . . . . . . 51

#### © Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 3 November 2004 Document number: 9397 750 14035