C8051F120/1/2/3/4/5/6/7

High-Speed Mixed-Signal ISP FLASH MCU Family

## ANALOG PERIPHERALS

- SAR ADC
- 12-Bit (C8051F120/1/4/5)
- 10-Bit (C8051F122/3/6/7)
- $\pm 1$ LSB INL
- Programmable Throughput up to 100 ksps
- Up to 8 External Inputs; Programmable as Single-Ended or Differential
- Programmable Amplifier Gain: $16,8,4,2,1,0.5$
- Data-Dependent Windowed Interrupt Generator
- Built-in Temperature Sensor
- 8-bit ADC
- Programmable Throughput up to 500 ksps
- 8 External Inputs (Single-Ended or Differential)
- Programmable Amplifier Gain: 4, 2, 1, 0.5
- Two 12-bit DACs
- Can Synchronize Outputs to Timers for Jitter-Free Waveform Generation
- Two Analog Comparators
- Voltage Reference
- VDD Monitor/Brown-Out Detector

ON-CHIP JTAG DEBUG \& BOUNDARY SCAN

- On-Chip Debug Circuitry Facilitates Full- Speed, NonIntrusive In-Circuit/In-System Debugging
- Provides Breakpoints, Single-Stepping, Watchpoints, Stack Monitor; Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICEChips, Target Pods, and Sockets
- IEEE1149.1 Compliant Boundary Scan
- Complete Development Kit


## HIGH SPEED $8051 \mu$ C CORE

- Pipelined Instruction Architecture; Executes 70\% of Instruction Set in 1 or 2 System Clocks
- Up to 100 MIPS (C8051F120/1/2/3) or 50 MIPS (C8051F124/5/6/7) Throughput using Integrated PLL
- $\quad$ 2-cycle $16 \times 16$ MAC Engine (C8051F120/1/2/3)
- Flexible Interrupt Sources

MEMORY

- 8448 Bytes Internal Data RAM $(8 \mathrm{k}+256)$
- $\quad 128 \mathrm{k}$ Bytes Banked FLASH; In-System programmable in 1024-byte Sectors
- External 64k Byte Data Memory Interface (programmable multiplexed or non-multiplexed modes)
DIGITAL PERIPHERALS
- 8 Byte-Wide Port I/O (C8051F120/2/4/6); 5V tolerant
- 4 Byte-Wide Port I/O (C8051F121/3/5/7); 5V tolerant
- Hardware SMBus ${ }^{\text {TM }}$ ( $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ Compatible), $\mathrm{SPI}^{\mathrm{TM}}$, and Two UART Serial Ports Available Concurrently
- Programmable 16-bit Counter/Timer Array with 6 Capture/Compare Modules
- 5 General Purpose 16 -bit Counter/Timers
- Dedicated Watch-Dog Timer; Bi-directional Reset Pin

CLOCK SOURCES

- Internal Precision Oscillator: 24.5 MHz
- Flexible PLL technology
- External Oscillator: Crystal, RC, C, or Clock

POWER SUPPLIES

- $\quad$ Supply Range: $2.7-3.6 \mathrm{~V}$ ( 50 MIPS ) $3.0-3.6 \mathrm{~V}$ ( 100 MIPS )
- Power Saving Sleep and Shutdown Modes

100-PIN TQFP OR 64-PIN TQFP PACKAGING

- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


C8051F120/1/2/3/4/5/6/7

## Notes

## TABLE OF CONTENTS

1. SYSTEM OVERVIEW ..... 19
1.1. CIP-51 ${ }^{\mathrm{TM}}$ Microcontroller Core ..... 25
1.1.1. Fully 8051 Compatible ..... 25
1.1.2. Improved Throughput ..... 25
1.1.3. Additional Features ..... 26
1.2. On-Chip Memory ..... 27
1.3. JTAG Debug and Boundary Scan ..... 28
1.4. $16 \times 16$ MAC (Multiply and Accumulate) Engine ..... 29
1.5. Programmable Digital I/O and Crossbar ..... 30
1.6. Programmable Counter Array ..... 31
1.7. Serial Ports ..... 32
1.8. 12-Bit Analog to Digital Converter ..... 33
1.9. 8-Bit Analog to Digital Converter ..... 34
1.10. Comparators and DACs ..... 35
2. ABSOLUTE MAXIMUM RATINGS ..... 36
3. GLOBAL DC ELECTRICAL CHARACTERISTICS ..... 37
4. PINOUT AND PACKAGE DEFINITIONS ..... 39
5. ADC0 (12-BIT ADC, C8051F120/1/4/5 ONLY) ..... 49
5.1. Analog Multiplexer and PGA ..... 49
5.2. ADC Modes of Operation ..... 51
5.2.1. Starting a Conversion ..... 51
5.2.2. Tracking Modes ..... 52
5.2.3. Settling Time Requirements ..... 53
5.3. ADC0 Programmable Window Detector. ..... 60
6. ADC0 (10-BIT ADC, C8051F122/3/6/7 ONLY) ..... 67
6.1. Analog Multiplexer and PGA ..... 67
6.2. ADC Modes of Operation ..... 69
6.2.1. Starting a Conversion ..... 69
6.2.2. Tracking Modes ..... 70
6.2.3. Settling Time Requirements ..... 71
6.3. ADC0 Programmable Window Detector. ..... 78
7. ADC2 (8-BIT ADC) ..... 85
7.1. Analog Multiplexer and PGA ..... 85
7.2. ADC2 Modes of Operation ..... 86
7.2.1. Starting a Conversion ..... 86
7.2.2. Tracking Modes ..... 86
7.2.3. Settling Time Requirements ..... 88
7.3. ADC2 Programmable Window Detector. ..... 94
7.3.1. Window Detector In Single-Ended Mode ..... 94
7.3.2. Window Detector In Differential Mode ..... 95
8. DACS, 12-BIT VOLTAGE MODE ..... 99
8.1. DAC Output Scheduling. ..... 99

## C8051F120/1/2/3/4/5/6/7

8.1.1. Update Output On-Demand ..... 99
8.1.2. Update Output Based on Timer Overflow ..... 100
8.2. DAC Output Scaling/Justification ..... 100
9. VOLTAGE REFERENCE (C8051F120/2/4/6) ..... 107
10. VOLTAGE REFERENCE (C8051F121/3/5/7) ..... 109
11. COMPARATORS ..... 111
12. CIP-51 MICROCONTROLLER ..... 119
12.1.Instruction Set ..... 120
12.1.1. Instruction and CPU Timing ..... 120
12.1.2. MOVX Instruction and Program Memory ..... 120
12.2. Memory Organization ..... 125
12.2.1. Program Memory ..... 125
12.2.2. Data Memory ..... 127
12.2.3. General Purpose Registers ..... 127
12.2.4. Bit Addressable Locations ..... 127
12.2.5. Stack ..... 127
12.2.6. Special Function Registers ..... 128
12.2.6.1. SFR Paging ..... 128
12.2.6.2. Interrupts and SFR Paging. ..... 128
12.2.6.3. SFR Page Stack Example ..... 130
12.2.7. Register Descriptions ..... 143
12.3. Interrupt Handler ..... 146
12.3.1. MCU Interrupt Sources and Vectors ..... 146
12.3.2. External Interrupts ..... 146
12.3.3. Interrupt Priorities ..... 148
12.3.4. Interrupt Latency ..... 148
12.3.5. Interrupt Register Descriptions ..... 149
12.4.Power Management Modes ..... 155
12.4.1. Idle Mode ..... 155
12.4.2. Stop Mode ..... 155
13. MULTIPLY AND ACCUMULATE (MAC0) ..... 157
13.1.Special Function Registers ..... 157
13.2. Integer and Fractional Math ..... 158
13.3. Operating in Multiply and Accumulate Mode ..... 159
13.4. Operating in Multiply Only Mode ..... 159
13.5. Accumulator Shift Operations ..... 159
13.6. Rounding and Saturation ..... 160
13.7. Usage Examples ..... 160
14. RESET SOURCES ..... 167
14.1.Power-on Reset ..... 168
14.2.Power-fail Reset ..... 168
14.3.External Reset ..... 168
14.4. Missing Clock Detector Reset ..... 169
14.5. Comparator0 Reset ..... 169
14.6.External CNVSTR0 Pin Reset ..... 169
14.7. Watchdog Timer Reset ..... 169
14.7.1. Enable/Reset WDT ..... 169
14.7.2. Disable WDT ..... 170
14.7.3. Disable WDT Lockout ..... 170
14.7.4. Setting WDT Interval. ..... 170
15. OSCILLATORS. ..... 173
15.1. Programmable Internal Oscillator ..... 173
15.2. External Oscillator Drive Circuit ..... 175
15.3. System Clock Selection ..... 175
15.4. External Crystal Example ..... 177
15.5. External RC Example. ..... 177
15.6. External Capacitor Example ..... 177
15.7.Phase-Locked Loop (PLL) ..... 178
15.7.1. PLL Input Clock and Pre-divider. ..... 178
15.7.2. PLL Multiplication and Output Clock ..... 178
15.7.3. Powering on and Initializing the PLL ..... 179
16. FLASH MEMORY ..... 185
16.1.Programming The Flash Memory ..... 185
16.1.1. Non-volatile Data Storage ..... 185
16.1.2. Erasing FLASH Pages From Software ..... 186
16.1.3. Writing FLASH Memory From Software ..... 187
16.2. Security Options ..... 188
17. BRANCH TARGET CACHE ..... 193
17.1. Cache and Prefetch Operation ..... 193
17.2. Cache and Prefetch Optimization ..... 194
18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM ..... 199
18.1. Accessing XRAM ..... 199
18.1.1. 16-Bit MOVX Example ..... 199
18.1.2. 8-Bit MOVX Example ..... 199
18.2. Configuring the External Memory Interface ..... 199
18.3. Port Selection and Configuration ..... 200
18.4. Multiplexed and Non-multiplexed Selection. ..... 202
18.4.1. Multiplexed Configuration ..... 202
18.4.2. Non-multiplexed Configuration. ..... 203
18.5. Memory Mode Selection ..... 204
18.5.1. Internal XRAM Only ..... 204
18.5.2. Split Mode without Bank Select ..... 204
18.5.3. Split Mode with Bank Select ..... 205
18.5.4. External Only ..... 205
18.6.Timing ..... 206
18.6.1. Non-multiplexed Mode ..... 207
18.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111' ..... 207
18.6.1.2.8-bit MOVX without Bank Select: EMIOCF[4:2] = '101' or ' 111 ' ..... 208
18.6.1.3. 8-bit MOVX with Bank Select: EMIOCF[4:2] = '110'. ..... 209
18.6.2. Multiplexed Mode. ..... 210

## C8051F120/1/2/3/4/5/6/7

18.6.2.1.16-bit MOVX: EMI0CF[4:2] = ‘001', '010', or '011' ..... 210
18.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011' ..... 211
18.6.2.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = ‘010’ ..... 212
19. PORT INPUT/OUTPUT ..... 215
19.1.Ports 0 through 3 and the Priority Crossbar Decoder ..... 217
19.1.1. Crossbar Pin Assignment and Allocation ..... 217
19.1.2. Configuring the Output Modes of the Port Pins ..... 218
19.1.3. Configuring Port Pins as Digital Inputs ..... 219
19.1.4. Weak Pull-ups ..... 219
19.1.5. Configuring Port 1 Pins as Analog Inputs ..... 219
19.1.6. External Memory Interface Pin Assignments ..... 220
19.1.7. Crossbar Pin Assignment Example ..... 222
19.2.Ports 4 through 7 (C8051F120/2/4/6 only) ..... 231
19.2.1. Configuring Ports which are not Pinned Out ..... 231
19.2.2. Configuring the Output Modes of the Port Pins ..... 231
19.2.3. Configuring Port Pins as Digital Inputs ..... 232
19.2.4. Weak Pull-ups ..... 232
19.2.5. External Memory Interface ..... 232
20. SYSTEM MANAGEMENT BUS / I2C BUS (SMBUSO) ..... 237
20.1.Supporting Documents ..... 238
20.2. SMBus Protocol. ..... 238
20.2.1. Arbitration ..... 239
20.2.2. Clock Low Extension ..... 239
20.2.3. SCL Low Timeout ..... 239
20.2.4. SCL High (SMBus Free) Timeout ..... 239
20.3. SMBus Transfer Modes ..... 240
20.3.1. Master Transmitter Mode ..... 240
20.3.2. Master Receiver Mode ..... 240
20.3.3. Slave Transmitter Mode ..... 241
20.3.4. Slave Receiver Mode ..... 241
20.4. SMBus Special Function Registers ..... 242
20.4.1. Control Register ..... 242
20.4.2. Clock Rate Register ..... 244
20.4.3. Data Register ..... 245
20.4.4. Address Register ..... 245
20.4.5. Status Register ..... 246
21. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0) ..... 249
21.1. Signal Descriptions. ..... 250
21.1.1. Master Out, Slave In (MOSI) ..... 250
21.1.2. Master In, Slave Out (MISO) ..... 250
21.1.3. Serial Clock (SCK) ..... 250
21.1.4. Slave Select (NSS) ..... 250
21.2. SPI0 Master Mode Operation ..... 251
21.3. SPI0 Slave Mode Operation ..... 253
21.4.SPI0 Interrupt Sources ..... 253
silican laburatorles
21.5. Serial Clock Timing ..... 254
21.6. SPI Special Function Registers ..... 256
22. UART0 ..... 263
22.1.UART0 Operational Modes ..... 264
22.1.1. Mode 0: Synchronous Mode ..... 264
22.1.2. Mode 1: 8-Bit UART, Variable Baud Rate ..... 265
22.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate ..... 266
22.1.4. Mode 3: 9-Bit UART, Variable Baud Rate ..... 267
22.2. Multiprocessor Communications ..... 268
22.2.1. Configuration of a Masked Address ..... 268
22.2.2. Broadcast Addressing ..... 268
22.3.Frame and Transmission Error Detection ..... 269
23. UART1 ..... 275
23.1.Enhanced Baud Rate Generation ..... 276
23.2. Operational Modes ..... 277
23.2.1. 8-Bit UART ..... 277
23.2.2. 9-Bit UART ..... 278
23.3. Multiprocessor Communications ..... 279
24. TIMERS ..... 285
24.1.Timer 0 and Timer 1 ..... 285
24.1.1. Mode 0: 13-bit Counter/Timer. ..... 285
24.1.2. Mode 1: 16-bit Counter/Timer. ..... 286
24.1.3. Mode 2: 8 -bit Counter/Timer with Auto-Reload ..... 287
24.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) ..... 288
24.2. Timer 2, Timer 3, and Timer 4 ..... 293
24.2.1. Configuring Timer 2, 3, and 4 to Count Down ..... 293
24.2.2. Capture Mode ..... 294
24.2.3. Auto-Reload Mode ..... 295
24.2.4. Toggle Output Mode (Timer 2 and Timer 4 Only) ..... 295
25. PROGRAMMABLE COUNTER ARRAY ..... 301
25.1.PCA Counter/Timer ..... 302
25.2. Capture/Compare Modules ..... 303
25.2.1. Edge-triggered Capture Mode ..... 304
25.2.2. Software Timer (Compare) Mode ..... 305
25.2.3. High Speed Output Mode ..... 306
25.2.4. Frequency Output Mode ..... 307
25.2.5. 8-Bit Pulse Width Modulator Mode ..... 308
25.2.6. 16-Bit Pulse Width Modulator Mode ..... 309
25.3. Register Descriptions for PCA0 ..... 310
26. JTAG (IEEE 1149.1) ..... 315
26.1.Boundary Scan. ..... 316
26.1.1. EXTEST Instruction ..... 317
26.1.2. SAMPLE Instruction ..... 317
26.1.3. BYPASS Instruction ..... 317
26.1.4. IDCODE Instruction ..... 317

C8051F120/1/2/3/4/5/6/7
26.2.Flash Programming Commands ..... 318
26.3.Debug Support ..... 321

## LIST OF FIGURES

1. SYSTEM OVERVIEW ..... 19
Figure 1.1. C8051F120/124 Block Diagram ..... 21
Figure 1.2. C8051F121/125 Block Diagram ..... 22
Figure 1.3. C8051F122/126 Block Diagram ..... 23
Figure 1.4. C8051F123/127 Block Diagram ..... 24
Figure 1.5. On-Board Clock and Reset ..... 26
Figure 1.6. On-Chip Memory Map ..... 27
Figure 1.7. Development/In-System Debug Diagram ..... 28
Figure 1.8. MAC0 Block Diagram ..... 29
Figure 1.9. Digital Crossbar Diagram ..... 30
Figure 1.10. PCA Block Diagram ..... 31
Figure 1.11. 12-Bit ADC Block Diagram ..... 33
Figure 1.12. 8-Bit ADC Diagram ..... 34
Figure 1.13. Comparator and DAC Diagram. ..... 35
2. ABSOLUTE MAXIMUM RATINGS ..... 36
3. GLOBAL DC ELECTRICAL CHARACTERISTICS ..... 37
4. PINOUT AND PACKAGE DEFINITIONS ..... 39
Figure 4.1. TQFP-100 Pinout Diagram ..... 44
Figure 4.2. TQFP-100 Package Drawing. ..... 45
Figure 4.3. TQFP-64 Pinout Diagram. ..... 46
Figure 4.4. TQFP-64 Package Drawing ..... 47
5. ADC0 (12-BIT ADC, C8051F120/1/4/5 ONLY) ..... 49
Figure 5.1. 12-Bit ADC0 Functional Block Diagram. ..... 49
Figure 5.2. Typical Temperature Sensor Transfer Function ..... 50
Figure 5.3. ADC0 Track and Conversion Example Timing ..... 52
Figure 5.4. ADC0 Equivalent Input Circuits ..... 53
Figure 5.5. AMX0CF: AMUX0 Configuration Register. ..... 54
Figure 5.6. AMX0SL: AMUX0 Channel Select Register ..... 55
Figure 5.7. ADC0CF: ADC0 Configuration Register ..... 56
Figure 5.8. ADC0CN: ADC0 Control Register ..... 57
Figure 5.9. ADC0H: ADC0 Data Word MSB Register ..... 58
Figure 5.10. ADC0L: ADC0 Data Word LSB Register ..... 58
Figure 5.11. ADC0 Data Word Example ..... 59
Figure 5.12. ADC0GTH: ADC0 Greater-Than Data High Byte Register ..... 60
Figure 5.13. ADC0GTL: ADC0 Greater-Than Data Low Byte Register ..... 60
Figure 5.14. ADC0LTH: ADC0 Less-Than Data High Byte Register ..... 61
Figure 5.15. ADC0LTL: ADC0 Less-Than Data Low Byte Register ..... 61
Figure 5.16. 12-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data . ..... 62
Figure 5.17. 12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data ..... 63
Figure 5.18. 12-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data. ..... 64
Figure 5.19. 12-Bit ADC0 Window Interrupt Example: Left Justified Differential Data ..... 65
6. ADC0 (10-BIT ADC, C8051F122/3/6/7 ONLY) ..... 67

## C8051F120/1/2/3/4/5/6/7

Figure 6.1. 10-Bit ADC0 Functional Block Diagram ..... 67
Figure 6.2. Typical Temperature Sensor Transfer Function. ..... 68
Figure 6.3. ADC0 Track and Conversion Example Timing ..... 70
Figure 6.4. ADC0 Equivalent Input Circuits ..... 71
Figure 6.5. AMX0CF: AMUX0 Configuration Register ..... 72
Figure 6.6. AMX0SL: AMUX0 Channel Select Register ..... 73
Figure 6.7. ADC0CF: ADC0 Configuration Register ..... 74
Figure 6.8. ADC0CN: ADC0 Control Register ..... 75
Figure 6.9. ADC0H: ADC0 Data Word MSB Register ..... 76
Figure 6.10. ADC0L: ADC0 Data Word LSB Register ..... 76
Figure 6.11. ADC0 Data Word Example ..... 77
Figure 6.12. ADC0GTH: ADC0 Greater-Than Data High Byte Register. ..... 78
Figure 6.13. ADC0GTL: ADC0 Greater-Than Data Low Byte Register ..... 78
Figure 6.14. ADC0LTH: ADC0 Less-Than Data High Byte Register ..... 79
Figure 6.15. ADC0LTL: ADC0 Less-Than Data Low Byte Register ..... 79
Figure 6.16. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data . ..... 80
Figure 6.17. 10-Bit ADC0 Window Interrupt Example: Right Justified Differential Data ..... 81
Figure 6.18. 10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data. ..... 82
Figure 6.19. 10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data ..... 83
7. ADC2 (8-BIT ADC) ..... 85
Figure 7.1. ADC2 Functional Block Diagram ..... 85
Figure 7.2. ADC2 Track and Conversion Example Timing ..... 87
Figure 7.3. ADC2 Equivalent Input Circuit ..... 88
Figure 7.4. AMX2CF: AMUX2 Configuration Register ..... 89
Figure 7.5. AMX2SL: AMUX2 Channel Select Register ..... 90
Figure 7.6. ADC2CF: ADC2 Configuration Register ..... 91
Figure 7.7. ADC2CN: ADC2 Control Register ..... 92
Figure 7.8. ADC2: ADC2 Data Word Register ..... 93
Figure 7.9. ADC2 Data Word Example ..... 93
Figure 7.10. ADC2 Window Compare Examples, Single-Ended Mode ..... 94
Figure 7.11. ADC2 Window Compare Examples, Differential Mode ..... 95
Figure 7.12. ADC2GT: ADC2 Greater-Than Data Byte Register ..... 96
Figure 7.13. ADC2LT: ADC2 Less-Than Data Byte Register ..... 96
8. DACS, 12-BIT VOLTAGE MODE ..... 99
Figure 8.1. DAC Functional Block Diagram ..... 99
Figure 8.2. DAC0H: DAC0 High Byte Register ..... 101
Figure 8.3. DAC0L: DAC0 Low Byte Register ..... 101
Figure 8.4. DAC0CN: DAC0 Control Register ..... 102
Figure 8.5. DAC1H: DAC1 High Byte Register ..... 103
Figure 8.6. DAC1L: DAC1 Low Byte Register ..... 103
Figure 8.7. DAC1CN: DAC1 Control Register ..... 104
9. VOLTAGE REFERENCE (C8051F120/2/4/6) ..... 107
Figure 9.1. Voltage Reference Functional Block Diagram. ..... 107
Figure 9.2. REF0CN: Reference Control Register ..... 108
10. VOLTAGE REFERENCE (C8051F121/3/5/7) ..... 109

## C8051F120/1/2/3/4/5/6/7

Figure 10.1. Voltage Reference Functional Block Diagram ..... 109
Figure 10.2. REF0CN: Reference Control Register ..... 110
11. COMPARATORS ..... 111
Figure 11.1. Comparator Functional Block Diagram ..... 111
Figure 11.2. Comparator Hysteresis Plot ..... 113
Figure 11.3. CPT0CN: Comparator0 Control Register ..... 114
Figure 11.4. CPT0MD: Comparator0 Mode Selection Register ..... 115
Figure 11.5. CPT1CN: Comparatorl Control Register ..... 116
Figure 11.6. CPT1MD: Comparatorl Mode Selection Register ..... 117
12. CIP-51 MICROCONTROLLER. ..... 119
Figure 12.1. CIP-51 Block Diagram ..... 119
Figure 12.2. Memory Map ..... 125
Figure 12.3. PSBANK: Program Space Bank Select Register ..... 126
Figure 12.4. Address Memory Map for Instruction Fetches ..... 126
Figure 12.5. SFR Page Stack ..... 129
Figure 12.6. SFR Page Stack While Using SFR Page 0x0F To Access Port 5 ..... 130
Figure 12.7. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs ..... 131
Figure 12.8. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR ..... 132
Figure 12.9. SFR Page Stack Upon Return From PCA Interrupt ..... 133
Figure 12.10. SFR Page Stack Upon Return From ADC2 Window Interrupt. ..... 134
Figure 12.11. SFRPGCN: SFR Page Control Register ..... 135
Figure 12.12. SFRPAGE: SFR Page Register ..... 135
Figure 12.13. SFRNEXT: SFR Next Register ..... 136
Figure 12.14. SFRLAST: SFR Last Register ..... 136
Figure 12.15. SP: Stack Pointer ..... 143
Figure 12.16. DPL: Data Pointer Low Byte ..... 143
Figure 12.17. DPH: Data Pointer High Byte ..... 143
Figure 12.18. PSW: Program Status Word ..... 144
Figure 12.19. ACC: Accumulator ..... 145
Figure 12.20. B: B Register ..... 145
Figure 12.21. IE: Interrupt Enable ..... 149
Figure 12.22. IP: Interrupt Priority ..... 150
Figure 12.23. EIE1: Extended Interrupt Enable 1 ..... 151
Figure 12.24. EIE2: Extended Interrupt Enable 2 ..... 152
Figure 12.25. EIP1: Extended Interrupt Priority 1 ..... 153
Figure 12.26. EIP2: Extended Interrupt Priority 2 ..... 154
Figure 12.27. PCON: Power Control ..... 156
13. MULTIPLY AND ACCUMULATE (MAC0) ..... 157
Figure 13.1. MAC0 Block Diagram ..... 157
Figure 13.2. Integer Mode Data Representation ..... 158
Figure 13.3. Fractional Mode Data Representation ..... 158
Figure 13.4. MAC0 Pipeline ..... 159
Figure 13.5. Multiply and Accumulate Example ..... 160
Figure 13.6. Multiply Only Example. ..... 161
Figure 13.7. MAC0 Accumulator Shift Example ..... 161

## C8051F120/1/2/3/4/5/6/7

Figure 13.8. MAC0CF: MAC0 Configuration Register ..... 162
Figure 13.9. MAC0STA: MAC0 Status Register ..... 163
Figure 13.10. MAC0AH: MAC0 A High Byte Register ..... 163
Figure 13.11. MAC0AL: MAC0 A Low Byte Register ..... 164
Figure 13.12. MAC0BH: MAC0 B High Byte Register ..... 164
Figure 13.13. MAC0BL: MAC0 B Low Byte Register ..... 164
Figure 13.14. MAC0ACC3: MAC0 Accumulator Byte 3 Register ..... 164
Figure 13.15. MAC0ACC2: MAC0 Accumulator Byte 2 Register ..... 165
Figure 13.16. MAC0ACC1: MAC0 Accumulator Byte 1 Register ..... 165
Figure 13.17. MAC0ACC0: MAC0 Accumulator Byte 0 Register ..... 165
Figure 13.18. MAC0OVR: MAC0 Accumulator Overflow Register ..... 165
Figure 13.19. MAC0RNDH: MAC0 Rounding Register High Byte ..... 166
Figure 13.20. MAC0RNDL: MAC0 Rounding Register Low Byte ..... 166
14. RESET SOURCES ..... 167
Figure 14.1. Reset Sources ..... 167
Figure 14.2. Reset Timing ..... 168
Figure 14.3. WDTCN: Watchdog Timer Control Register ..... 170
Figure 14.4. RSTSRC: Reset Source Register ..... 171
15. OSCILLATORS ..... 173
Figure 15.1. Oscillator Diagram ..... 173
Figure 15.2. OSCICL: Internal Oscillator Calibration Register ..... 174
Figure 15.3. OSCICN: Internal Oscillator Control Register ..... 174
Figure 15.4. CLKSEL: System Clock Selection Register ..... 175
Figure 15.5. OSCXCN: External Oscillator Control Register ..... 176
Figure 15.6. PLL Block Diagram ..... 178
Figure 15.7. PLL0CN: PLL Control Register ..... 180
Figure 15.8. PLL0DIV: PLL Pre-divider Register ..... 180
Figure 15.9. PLL0MUL: PLL Clock Scaler Register. ..... 181
Figure 15.10. PLL0FLT: PLL Filter Register ..... 181
16. FLASH MEMORY ..... 185
Figure 16.1. FLASH Memory Map for MOVC Read and MOVX Write Operations ..... 186
Figure 16.2. FLASH Program Memory Map and Security Bytes ..... 189
Figure 16.3. FLACL: FLASH Access Limit ..... 190
Figure 16.4. FLSCL: FLASH Memory Control ..... 191
Figure 16.5. PSCTL: Program Store Read/Write Control ..... 192
17. BRANCH TARGET CACHE ..... 193
Figure 17.1. Branch Target Cache Data Flow ..... 193
Figure 17.2. Branch Target Cache Organiztion ..... 194
Figure 17.3. Cache Lock Operation ..... 195
Figure 17.4. CCH0CN: Cache Control Register ..... 196
Figure 17.5. CCH0TN: Cache Tuning Register ..... 197
Figure 17.6. CCH0LC: Cache Lock Control Register ..... 197
Figure 17.7. CCH0MA: Cache Miss Accumulator ..... 198
Figure 17.8. FLSTAT: FLASH Status ..... 198
18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM ..... 199

## C8051F120/1/2/3/4/5/6/7

Figure 18.1. EMI0CN: External Memory Interface Control ..... 201
Figure 18.2. EMI0CF: External Memory Configuration ..... 201
Figure 18.3. Multiplexed Configuration Example ..... 202
Figure 18.4. Non-multiplexed Configuration Example ..... 203
Figure 18.5. EMIF Operating Modes ..... 204
Figure 18.6. EMIOTC: External Memory Timing Control ..... 206
Figure 18.7. Non-multiplexed 16-bit MOVX Timing ..... 207
Figure 18.8. Non-multiplexed 8-bit MOVX without Bank Select Timing ..... 208
Figure 18.9. Non-multiplexed 8-bit MOVX with Bank Select Timing ..... 209
Figure 18.10. Multiplexed 16-bit MOVX Timing ..... 210
Figure 18.11. Multiplexed 8-bit MOVX without Bank Select Timing ..... 211
Figure 18.12. Multiplexed 8-bit MOVX with Bank Select Timing ..... 212
19. PORT INPUT/OUTPUT ..... 215
Figure 19.1. Port I/O Cell Block Diagram ..... 215
Figure 19.2. Port I/O Functional Block Diagram ..... 216
Figure 19.3. Priority Crossbar Decode Table ..... 217
Figure 19.4. Priority Crossbar Decode Table ..... 220
Figure 19.5. Priority Crossbar Decode Table ..... 221
Figure 19.6. Crossbar Example: ..... 223
Figure 19.7. XBR0: Port I/O Crossbar Register 0 ..... 224
Figure 19.8. XBR1: Port I/O Crossbar Register 1 ..... 225
Figure 19.9. XBR2: Port I/O Crossbar Register 2 ..... 226
Figure 19.10. P0: Port0 Data Register ..... 227
Figure 19.11. P0MDOUT: Port0 Output Mode Register ..... 227
Figure 19.12. P1: Port1 Data Register ..... 228
Figure 19.13. P1MDIN: Portl Input Mode Register ..... 228
Figure 19.14. P1MDOUT: Port1 Output Mode Register ..... 229
Figure 19.15. P2: Port2 Data Register ..... 229
Figure 19.16. P2MDOUT: Port2 Output Mode Register ..... 230
Figure 19.17. P3: Port3 Data Register ..... 230
Figure 19.18. P3MDOUT: Port3 Output Mode Register ..... 231
Figure 19.19. P4: Port4 Data Register ..... 233
Figure 19.20. P4MDOUT: Port4 Output Mode Register ..... 233
Figure 19.21. P5: Port5 Data Register ..... 234
Figure 19.22. P5MDOUT: Port5 Output Mode Register ..... 234
Figure 19.23. P6: Port6 Data Register ..... 235
Figure 19.24. P6MDOUT: Port6 Output Mode Register ..... 235
Figure 19.25. P7: Port7 Data Register ..... 236
Figure 19.26. P7MDOUT: Port7 Output Mode Register ..... 236
20. SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0) ..... 237
Figure 20.1. SMBus0 Block Diagram ..... 237
Figure 20.2. Typical SMBus Configuration ..... 238
Figure 20.3. SMBus Transaction ..... 239
Figure 20.4. Typical Master Transmitter Sequence ..... 240
Figure 20.5. Typical Master Receiver Sequence ..... 240

## C8051F120/1/2/3/4/5/6/7

Figure 20.6. Typical Slave Transmitter Sequence ..... 241
Figure 20.7. Typical Slave Receiver Sequence ..... 241
Figure 20.8. SMB0CN: SMBus0 Control Register ..... 243
Figure 20.9. SMB0CR: SMBus0 Clock Rate Register ..... 244
Figure 20.10. SMB0DAT: SMBus0 Data Register ..... 245
Figure 20.11. SMB0ADR: SMBus0 Address Register ..... 245
Figure 20.12. SMB0STA: SMBus0 Status Register ..... 246
21. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0) ..... 249
Figure 21.1. SPI Block Diagram ..... 249
Figure 21.2. Multiple-Master Mode Connection Diagram ..... 252
Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram ..... 252
Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram ..... 252
Figure 21.5. Master Mode Data/Clock Timing ..... 254
Figure 21.6. Slave Mode Data/Clock Timing (CKPHA = 0) ..... 255
Figure 21.7. Slave Mode Data/Clock Timing (CKPHA = 1) ..... 255
Figure 21.8. SPI0CFG: SPI0 Configuration Register. ..... 256
Figure 21.9. SPI0CN: SPI0 Control Register ..... 257
Figure 21.10. SPI0CKR: SPI0 Clock Rate Register ..... 258
Figure 21.11. SPI0DAT: SPI0 Data Register ..... 259
Figure 21.12. SPI Master Timing ( $\mathrm{CKPHA}=0$ ) ..... 260
Figure 21.13. SPI Master Timing (CKPHA = 1) ..... 260
Figure 21.14. SPI Slave Timing $(C K P H A=0)$ ..... 261
Figure 21.15. SPI Slave Timing $(\mathrm{CKPHA}=1)$ ..... 261
22. UART0 ..... 263
Figure 22.1. UART0 Block Diagram ..... 263
Figure 22.2. UART0 Mode 0 Timing Diagram ..... 264
Figure 22.3. UART0 Mode 0 Interconnect ..... 264
Figure 22.4. UART0 Mode 1 Timing Diagram ..... 265
Figure 22.5. UART0 Modes 2 and 3 Timing Diagram ..... 266
Figure 22.6. UART0 Modes 1, 2, and 3 Interconnect Diagram ..... 267
Figure 22.7. UART Multi-Processor Mode Interconnect Diagram ..... 269
Figure 22.8. SCON0: UART0 Control Register ..... 271
Figure 22.9. SSTA0: UART0 Status and Clock Selection Register ..... 272
Figure 22.10. SBUF0: UART0 Data Buffer Register ..... 273
Figure 22.11. SADDR0: UART0 Slave Address Register ..... 273
Figure 22.12. SADEN0: UART0 Slave Address Enable Register ..... 273
23. UART1 ..... 275
Figure 23.1. UART1 Block Diagram ..... 275
Figure 23.2. UART1 Baud Rate Logic ..... 276
Figure 23.3. UART Interconnect Diagram ..... 277
Figure 23.4. 8-Bit UART Timing Diagram ..... 277
Figure 23.5. 9-Bit UART Timing Diagram ..... 278
Figure 23.6. UART Multi-Processor Mode Interconnect Diagram ..... 279
Figure 23.7. SCON1: Serial Port 1 Control Register ..... 280
Figure 23.8. SBUF1: Serial (UART1) Port Data Buffer Register ..... 281

## C8051F120/1/2/3/4/5/6/7

24. TIMERS ..... 285
Figure 24.1. T0 Mode 0 Block Diagram ..... 286
Figure 24.2. T0 Mode 2 Block Diagram ..... 287
Figure 24.3. T0 Mode 3 Block Diagram ..... 288
Figure 24.4. TCON: Timer Control Register. ..... 289
Figure 24.5. TMOD: Timer Mode Register ..... 290
Figure 24.6. CKCON: Clock Control Register ..... 291
Figure 24.7. TL0: Timer 0 Low Byte ..... 292
Figure 24.8. TL1: Timer 1 Low Byte ..... 292
Figure 24.9. TH0: Timer 0 High Byte ..... 292
Figure 24.10. TH1: Timer 1 High Byte ..... 292
Figure 24.11. T2, 3, and 4 Capture Mode Block Diagram ..... 294
Figure 24.12. T2, 3, and 4 Auto-reload Mode Block Diagram ..... 295
Figure 24.13. TMRnCN: Timer 2, 3, and 4 Control Registers ..... 297
Figure 24.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers ..... 298
Figure 24.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte ..... 299
Figure 24.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte ..... 299
Figure 24.17. TMRnL: Timer 2, 3, and 4 Low Byte ..... 299
Figure 24.18. TMRnH Timer 2, 3, and 4 High Byte ..... 300
25. PROGRAMMABLE COUNTER ARRAY ..... 301
Figure 25.1. PCA Block Diagram ..... 301
Figure 25.2. PCA Counter/Timer Block Diagram ..... 302
Figure 25.3. PCA Interrupt Block Diagram ..... 303
Figure 25.4. PCA Capture Mode Diagram ..... 304
Figure 25.5. PCA Software Timer Mode Diagram ..... 305
Figure 25.6. PCA High Speed Output Mode Diagram ..... 306
Figure 25.7. PCA Frequency Output Mode ..... 307
Figure 25.8. PCA 8-Bit PWM Mode Diagram ..... 308
Figure 25.9. PCA 16-Bit PWM Mode ..... 309
Figure 25.10. PCA0CN: PCA Control Register ..... 310
Figure 25.11. PCA0MD: PCA0 Mode Register ..... 311
Figure 25.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers ..... 312
Figure 25.13. PCA0L: PCA0 Counter/Timer Low Byte ..... 313
Figure 25.14. PCA0H: PCA0 Counter/Timer High Byte ..... 313
Figure 25.15. PCA0CPLn: PCA0 Capture Module Low Byte ..... 314
Figure 25.16. PCA0CPHn: PCA0 Capture Module High Byte ..... 314
26. JTAG (IEEE 1149.1) ..... 315
Figure 26.1. IR: JTAG Instruction Register ..... 315
Figure 26.2. DEVICEID: JTAG Device ID Register ..... 317
Figure 26.3. FLASHCON: JTAG Flash Control Register ..... 319
Figure 26.4. FLASHDAT: JTAG Flash Data Register ..... 320
Figure 26.5. FLASHADR: JTAG Flash Address Register ..... 320

C8051F120/1/2/3/4/5/6/7

## Notes

## C8051F120/1/2/3/4/5/6/7

## LIST OF TABLES

1. SYSTEM OVERVIEW ..... 19
Table 1.1. Product Selection Guide ..... 20
2. ABSOLUTE MAXIMUM RATINGS ..... 36
Table 2.1. Absolute Maximum Ratings* ..... 36
3. GLOBAL DC ELECTRICAL CHARACTERISTICS ..... 37
Table 3.1. Global DC Electrical Characteristics (C8051F120/1/2/3) ..... 37
Table 3.2. Global DC Electrical Characteristics (C8051F124/5/6/7) ..... 38
4. PINOUT AND PACKAGE DEFINITIONS ..... 39
Table 4.1. Pin Definitions ..... 39
5. ADC0 (12-BIT ADC, C8051F120/1/4/5 ONLY) ..... 49
Table 5.1. 12-Bit ADC0 Electrical Characteristics (C8051F120/1/4/5) ..... 66
6. ADC0 (10-BIT ADC, C8051F122/3/6/7 ONLY) ..... 67
Table 6.1. 10-Bit ADC0 Electrical Characteristics (C8051F122/3/6/7) ..... 84
7. ADC2 (8-BIT ADC) ..... 85
Table 7.1. ADC2 Electrical Characteristics ..... 97
8. DACS, 12-BIT VOLTAGE MODE ..... 99
Table 8.1. DAC Electrical Characteristics ..... 105
9. VOLTAGE REFERENCE (C8051F120/2/4/6) ..... 107
Table 9.1. Voltage Reference Electrical Characteristics ..... 108
10. VOLTAGE REFERENCE (C8051F121/3/5/7) ..... 109
Table 10.1.Voltage Reference Electrical Characteristics ..... 110
11. COMPARATORS ..... 111
Table 11.1.Comparator Electrical Characteristics ..... 118
12. CIP-51 MICROCONTROLLER ..... 119
Table 12.1.CIP-51 Instruction Set Summary ..... 121
Table 12.2.Special Function Register (SFR) Memory Map ..... 137
Table 12.3.Special Function Registers ..... 138
Table 12.4.Interrupt Summary ..... 147
13. MULTIPLY AND ACCUMULATE (MAC0) ..... 157
Table 13.1.MAC0 Rounding (MAC0SAT = 0) ..... 160
14. RESET SOURCES ..... 167
Table 14.1.Reset Electrical Characteristics ..... 172
15. OSCILLATORS ..... 173
Table 15.1.Oscillator Electrical Characteristics ..... 173
Table 15.2.PLL Frequency Characteristics ..... 182
Table 15.3.PLL Lock Timing Characteristics ..... 182
16. FLASH MEMORY ..... 185
Table 16.1.FLASH Electrical Characteristics ..... 188
17. BRANCH TARGET CACHE ..... 193
18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM ..... 199
Table 18.1.AC Parameters for External Memory Interface $\dagger$ ..... 213
19. PORT INPUT/OUTPUT ..... 215
Table 19.1.Port I/O DC Electrical Characteristics ..... 215
20. SYSTEM MANAGEMENT BUS / I2C BUS (SMBUSO) ..... 237
Table 20.1.SMB0STA Status Codes and States ..... 247
21. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0) ..... 249
Table 21.1.SPI Slave Timing Parameters ..... 262
22. UART0 ..... 263
Table 22.1.UART0 Modes ..... 264
Table 22.2.Oscillator Frequencies for Standard Baud Rates ..... 270
23. UART1 ..... 275
Table 23.1.Timer Settings for Standard Baud Rates Using The Internal Oscillator ..... 282
Table 23.2.Timer Settings for Standard Baud Rates Using an External Oscillator ..... 282
Table 23.3.Timer Settings for Standard Baud Rates Using an External Oscillator ..... 283
Table 23.4.Timer Settings for Standard Baud Rates Using the PLL ..... 283
Table 23.5.Timer Settings for Standard Baud Rates Using the PLL ..... 284
24. TIMERS ..... 285
25. PROGRAMMABLE COUNTER ARRAY ..... 301
Table 25.1.PCA Timebase Input Options ..... 302
Table 25.2.PCA0CPM Register Settings for PCA Capture/Compare Modules ..... 303
26. JTAG (IEEE 1149.1) ..... 315
Table 26.1.Boundary Data Register Bit Definitions ..... 316

## 1. SYSTEM OVERVIEW

The C8051F12x devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F120/2/4/6) or 32 digital I/O pins (C8051F121/3/5/7). Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

- High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 100 MIPS for C8051F120/1/2/3 and 50 MIPS for C8051F124/5/6/7)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 12-bit (C8051F120/1/4/5) or 10-bit (C8051F122/3/6/7) 100 ksps ADC with PGA and 8-channel analog multiplexer
- True 8-bit 500 ksps ADC with PGA and 8-channel analog multiplexer
- Two 12-bit DACs with programmable update scheduling
- 2-cycle 16 by 16 Multiply and Accumulate Engine (C8051F120/1/2/3)
- 128 k bytes of in-system programmable FLASH memory
- $8448(8 \mathrm{k}+256)$ bytes of on-chip RAM
- External Data Memory Interface with 64 k byte address space
- SPI, SMBus $/ I^{2} C$, and (2) UART serial interfaces implemented in hardware
- Five general purpose 16-bit Timers
- Programmable Counter/Timer Array with 6 capture/compare modules
- On-chip Watchdog Timer, VDD Monitor, and Temperature Sensor

With on-chip VDD monitor, Watchdog Timer, and clock oscillator, the C8051F12x devices are truly stand-alone Sys-tem-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.

On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.

Each MCU is specified for operation over the industrial temperature range $\left(-45^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$. The Port I/Os, $/ \mathrm{RST}$, and JTAG pins are tolerant for input signals up to 5 V . The C8051F120/2/4/6 are available in a 100 -pin TQFP package (see block diagrams in Figure 1.1 and Figure 1.3). The C8051F121/3/5/7 are available in a 64 -pin TQFP package (see block diagrams in Figure 1.2 and Figure 1.4).

Table 1.1. Product Selection Guide

|  |  |  | $\sum_{\mathbb{~}}$ | $\left.\begin{array}{\|c} 0 \\ 4 \\ 2 \\ 0 \\ \hdashline \\ 2 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ \vdots \\ \cdots \end{array} \right\rvert\,$ |  |  | $\stackrel{\rightharpoonup}{\infty}$ |  |  |  |  |  | 10-bit 100ksps ADC Inputs | 8-bit 500ksps ADC Inputs | Voltage Reference |  |  | $\begin{aligned} & \text { n } \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & U \\ & 0 \\ & 0 \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C8051F120 | 100 | 128k | 8448 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 64 | 8 | - | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 100TQFP |
| C8051F121 | 100 | 128k | 8448 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 32 | 8 | - | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 64TQFP |
| C8051F122 | 100 | 128k | 8448 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 64 | - | 8 | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 100TQFP |
| C8051F123 | 100 | 128k | 8448 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 32 | - | 8 | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 64TQFP |
| C8051F124 | 50 | 128k | 8448 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 64 | 8 | - | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 100TQFP |
| C8051F125 | 50 | 128k | 8448 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 32 | 8 | - | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 64TQFP |
| C8051F126 | 50 | 128k | 8448 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 64 | - | 8 | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 100TQFP |
| C8051F127 | 50 | 128k | 8448 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 32 | - | 8 | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 2 | 64TQFP |

Figure 1.1. C8051F120/124 Block Diagram


Figure 1.2. C8051F121/125 Block Diagram


Figure 1.3. C8051F122/126 Block Diagram


Figure 1.4. C8051F123/127 Block Diagram


### 1.1. CIP-51 ${ }^{\text {TM }}$ Microcontroller Core

### 1.1.1. Fully 8051 Compatible

The C8051F12x family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51 ${ }^{\mathrm{TM}}$ instruction set; standard $803 \mathrm{x} / 805 \mathrm{x}$ assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including five 16-bit counter/timers, two fullduplex UARTs, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and 8/4 bytewide I/O Ports.

### 1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of $12-\mathrm{to}-24 \mathrm{MHz}$. By contrast, the CIP-51 core executes $70 \%$ of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

| Clocks to Execute | 1 | 2 | $2 / 3$ | 3 | $3 / 4$ | 4 | $4 / 5$ | 5 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of Instructions | 26 | 50 | 5 | 14 | 7 | 3 | 1 | 2 | 1 |

With the CIP-51's maximum system clock at 100 MHz , the C8051F120/1/2/3 have a peak throughput of 100 MIPS (the C8051F124/5/6/7 have a peak throughput of 50 MIPS).

### 1.1.3. Additional Features

The C8051F12x MCU family includes several key enhancements to the CIP-51 core and peripherals to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 20 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator0, a forced software reset, the CNVSTR0 input pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input pin may be disabled by the user in software; the VDD monitor is enabled/disabled via the MONEN pin. The Watchdog Timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the 24.5 MHz internal oscillator as needed. Additionally, an on-chip PLL is provided to achieve higher system clock speeds for increased throughput.

Figure 1.5. On-Board Clock and Reset


### 1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F12x MCUs additionally has an on-chip 8k byte RAM block and an external memory interface (EMIF) for accessing off-chip data memory. The on-chip 8 k byte block can be addressed over the entire 64 k external data memory address range (overlapping 8 k boundaries). External data memory address space can be mapped to on-chip memory only, off-chip memory only, or a combination of the two (addresses up to 8k directed to on-chip, above 8 k directed to EMIF). The EMIF is also configurable for multiplexed or non-multiplexed address/data lines.

The MCU's program memory consists of 128 k bytes of banked FLASH memory. This memory may be reprogrammed in-system in 1024 byte sectors, and requires no special off-chip programming voltage. The 1024 bytes from addresses $0 \times 1$ FC00 to $0 \times 1$ FFFF are reserved. There are also two 128 byte sectors at addresses $0 \times 20000$ to $0 \times 200 \mathrm{FF}$, which may be used by software. See Figure 1.6 for the MCU system memory map.

Figure 1.6. On-Chip Memory Map

PROGRAM/DATA MEMORY (FLASH)

| $0 \times 200 F F$ |  |
| :---: | :---: |
| $0 \times 20000$ | Scrachpad Memory <br> (DATA only) |
| $0 \times 1$ 0xFFF | RESERVED |
| $0 \times 1$ FBFF | FLASH |
|  | (In-System <br> Programmable in 1024 <br> Byte Sectors) |

DATA MEMORY (RAM)
INTERNAL DATA ADDRESS SPACE


EXTERNAL DATA ADDRESS SPACE


### 1.3. JTAG Debug and Boundary Scan

The C8051F12x device family has on-chip JTAG boundary scan and debug circuitry that provides non-intrusive, full speed, in-circuit debugging using the production part installed in the end application, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing purposes.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, watchpoints, a stack monitor, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F120DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F12x MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to JTAG serial adapter. It also has a target application board with the associated MCU installed, plus the RS-232 and JTAG cables, and wall-mount power supply. The Development Kit requires a Windows $95 / 98 / \mathrm{NT} / \mathrm{ME}$ computer with one available RS-232 serial port. As shown in Figure 1.7, the PC is connected via RS-232 to the Serial Adapter. A six-inch ribbon cable connects the Serial Adapter to the user's application board, picking up the four JTAG pins and VDD and GND. The Serial Adapter takes its power from the application board. For applications where there is not sufficient power available from the target system, the provided power supply can be connected directly to the Serial Adapter.

Silicon Labs' debug environment is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Silicon Labs' debug environment both increases ease of use and preserves the performance of the precision analog peripherals.

Figure 1.7. Development/In-System Debug Diagram


## 1.4. $\quad 16 \times 16$ MAC (Multiply and Accumulate) Engine

The C8051F120/1/2/3 devices include a multiply and accumulate engine which can be used to speed up many mathematical operations. MAC0 contains a 16-by-16 bit multiplier and a 40-bit adder, which can perform integer or fractional multiply-accumulate and multiply operations on signed input values in two SYSCLK cycles. A rounding engine provides a rounded 16-bit fractional result after an additional (third) SYSCLK cycle. MAC0 also contains a 1bit arithmetic shifter that will left or right-shift the contents of the 40-bit accumulator in a single SYSCLK cycle.

Figure 1.8. MAC0 Block Diagram


### 1.5. Programmable Digital I/O and Crossbar

The standard 8051 Ports ( $0,1,2$, and 3 ) are available on the MCUs. The C8051F120/2/4/6 have 4 additional ports (4, 5,6 , and 7 ) for a total of 64 general-purpose port I/O. The Port I/O behave like the standard 8051 with a few enhancements.

Each Port I/O pin can be configured as either a push-pull or open-drain output. Also, the "weak pull-ups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3. (See Figure 1.9) Unlike microcontrollers with standard multiplexed digital I/O, all combinations of functions are supported.

The on-chip counter/timers, serial buses, HW interrupts, ADC Start of Conversion inputs, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.

Figure 1.9. Digital Crossbar Diagram


### 1.6. Programmable Counter Array

The C8051F12x MCU family includes an on-board Programmable Counter/Timer Array (PCA) in addition to the five 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with 6 programmable capture/compare modules. The timebase is clocked from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, an External Clock Input (ECI pin), the system clock, or the external oscillator source divided by 8 .

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/O via the Digital Crossbar.

Figure 1.10. PCA Block Diagram


C8051F120/1/2/3/4/5/6/7

### 1.7. Serial Ports

The C8051F12x MCU Family includes two Enhanced Full-Duplex UARTs, SPI Bus, and SMBus $/ I^{2} \mathrm{C}$. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together with any other.

### 1.8. 12-Bit Analog to Digital Converter

The C8051F120/1/4/5 have an on-chip 12-bit SAR ADC (ADC0) with a 9-channel input multiplexer and programmable gain amplifier. With a maximum throughput of 100 ksps , the ADC offers true 12-bit linearity with an INL of $\pm 1$ LSB. C8051F122/3/6/7 devices include a 10-bit SAR ADC with similar specifications and configuration options. The ADC0 voltage reference is selected between the DAC0 output and an external VREF pin. On C8051F120/2/4/6 devices, ADC0 has its own dedicated VREF0 input pin; on C8051F121/3/5/7 devices, the ADC0 shares the VREFA input pin with the 8 -bit ADC 2 . The on-chip $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ voltage reference may generate the voltage reference for other system components or the on-chip ADCs via the VREF output pin.

The ADC is under full control of the CIP-51 microcontroller via its associated Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be configured as either two single-ended inputs or a single differential input. The system controller can also put the ADC into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2 . The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset).

Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10 or 12 -bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers under software control.

Window Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.

Figure 1.11. 12-Bit ADC Block Diagram


### 1.9. 8-Bit Analog to Digital Converter

The C8051F12x Family have an on-board 8-bit SAR ADC (ADC2) with an 8-channel input multiplexer and programmable gain amplifier. This ADC features a 500 ksps maximum throughput and true 8 -bit linearity with an INL of $\pm 1$ LSB. Eight input pins are available for measurement. The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. The ADC2 voltage reference is selected between the analog power supply (AV+) and an external VREF pin. On C8051F120/2/4/6 devices, ADC2 has its own dedicated VREF2 input pin; on C8051F121/3/5/7 devices, ADC2 shares the VREFA input pin with the $12 / 10$-bit ADC0. User software may put ADC 2 into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset). The PGA gain can be set in software to $0.5,1,2$, or 4 .

A flexible conversion scheduling system allows ADC2 conversions to be initiated by software commands, timer overflows, or an external input signal. ADC2 conversions may also be synchronized with ADC0 software-commanded conversions. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 8 -bit data word is latched into an SFR upon completion.

Figure 1.12. 8-Bit ADC Diagram


### 1.10. Comparators and DACs

Each C8051F12x MCU has two 12-bit DACs and two comparators on chip. The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis and response time. The response time of the comparators can be adjusted to minimize power consumption, or to maximize speed. Each comparator can generate an interrupt on its rising edge, falling edge, or both; these interrupts are capable of waking up the MCU from sleep mode. The comparators' output state can also be polled in software. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode, and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied via the dedicated VREFD input pin on C8051F120/2/4/6 devices or via the internal voltage reference on C8051F121/3/5/7 devices. The DACs are useful as references for the comparators or offsets for the differential inputs of the ADC.

Figure 1.13. Comparator and DAC Diagram


## 2. ABSOLUTE MAXIMUM RATINGS

Table 2.1. Absolute Maximum Ratings*

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Ambient temperature under bias |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Voltage on any Pin (except VDD and Port I/O) with <br> respect to DGND |  | -0.3 |  | VDD + <br> 0.3 | V |
| Voltage on any Port I/O Pin or /RST with respect to <br> DGND |  | -0.3 |  | 5.8 | V |
| Voltage on VDD with respect to DGND |  | -0.3 |  | 4.2 | V |
| Maximum Total current through VDD, AV+, DGND, <br> and AGND |  |  | 800 | mA |  |
| Maximum output current sunk by any Port pin |  |  |  | 100 | mA |
| Maximum output current sunk by any other I/O pin |  |  |  | 50 | mA |
| Maximum output current sourced by any Port pin |  |  | 100 | mA |  |
| Maximum output current sourced by any other I/O pin |  |  | mA |  |  |

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 3. GLOBAL DC ELECTRICAL CHARACTERISTICS

Table 3.1. Global DC Electrical Characteristics (C8051F120/1/2/3)
$-40^{\circ} \mathrm{CTO}+85^{\circ} \mathrm{C}$, 100 MHZ SYSTEM CLOCK UNLESS OTHERWISE SPECIFIED.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Supply Voltage (Note 1) | $\begin{aligned} & \text { SYSCLK }=0 \text { to } 50 \mathrm{MHz} \\ & \text { SYSCLK }>50 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Analog Supply Current | Internal REF, ADC, DAC, Comparators all active |  | 1.7 | TBD | mA |
| Analog Supply Current with analog sub-systems inactive | Internal REF, ADC, DAC, Comparators all disabled, oscillator disabled |  | 0.2 | TBD | $\mu \mathrm{A}$ |
| Analog-to-Digital Supply Delta (\|VDD - AV+|) |  |  |  | 0.5 | V |
| Digital Supply Voltage | $\begin{aligned} & \text { SYSCLK }=0 \text { to } 50 \mathrm{MHz} \\ & \text { SYSCLK }>50 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \mathrm{V} \end{aligned}$ |
| Digital Supply Current with CPU active | $\begin{aligned} & \mathrm{VDD}=3.0 \mathrm{~V}, \text { Clock }=100 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=50 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=1 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=32 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} \text { TBD } \\ 25 \\ 0.6 \\ 16 \end{gathered}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| Digital Supply Current with CPU inactive (not accessing FLASH) | $\begin{aligned} & \mathrm{VDD}=3.0 \mathrm{~V}, \text { Clock }=100 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=50 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=1 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=32 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| Digital Supply Current (shutdown) | Oscillator not running |  | TBD |  | $\mu \mathrm{A}$ |
| Digital Supply RAM Data Retention Voltage |  |  | 1.5 |  | V |
| SYSCLK (System Clock) (Notes 2 and 3) | $\begin{aligned} & \mathrm{VDD}, \mathrm{AV}+=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{VDD}, \mathrm{AV}+=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | MHz <br> MHz |
| Specified Operating Temperature Range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Analog Supply AV+ must be greater than 1 V for VDD monitor to operate.
Note 2: SYSCLK is the internal device clock. For operational speeds in excess of 25 MHz , SYSCLK must be derived from the Phase-Locked Loop (PLL).
Note 3: SYSCLK must be at least 32 kHz to enable debugging.

Table 3.2. Global DC Electrical Characteristics (C8051F124/5/6/7)
$-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}, 50 \mathrm{MHZ}$ SYSTEM CLOCK UNLESS OTHERWISE SPECIFIED.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Supply Voltage | (Note 1) | 2.7 | 3.0 | 3.6 | V |
| Analog Supply Current | Internal REF, ADC, DAC, Comparators all active |  | 1.7 | TBD | mA |
| Analog Supply Current with analog sub-systems inactive | Internal REF, ADC, DAC, Comparators all disabled, oscillator disabled |  | 0.2 | TBD | $\mu \mathrm{A}$ |
| Analog-to-Digital Supply Delta (\|VDD - AV+|) |  |  |  | 0.5 | V |
| Digital Supply Voltage |  | 2.7 | 3.0 | 3.6 | V |
| Digital Supply Current with CPU active | $\begin{aligned} & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=50 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock=1 MHz } \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock=32 kHz } \end{aligned}$ |  | $\begin{gathered} 25 \\ 0.6 \\ 16 \end{gathered}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| Digital Supply Current with CPU inactive (not accessing FLASH) | $\begin{aligned} & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=50 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=1 \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock }=32 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 16 \\ 0.3 \\ \text { TBD } \end{gathered}$ |  | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| Digital Supply Current (shutdown) | Oscillator not running |  | 0.4 |  | $\mu \mathrm{A}$ |
| Digital Supply RAM Data Retention Voltage |  |  | 1.5 |  | V |
| SYSCLK (System Clock) (Notes 2 and 3) |  | 0 |  | 50 | MHz |
| Specified Operating Temperature Range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Analog Supply AV+ must be greater than 1 V for VDD monitor to operate.
Note 2: SYSCLK is the internal device clock. For operational speeds in excess of 25 MHz , SYSCLK must be derived from the Phase-Locked Loop (PLL).
Note 3: SYSCLK must be at least 32 kHz to enable debugging.

## 4. PINOUT AND PACKAGE DEFINITIONS

Table 4.1. Pin Definitions

| Name | Pin Numbers |  | Type <br> F120/ <br> $2 / 4 / 6$ |  |
| :---: | :---: | :---: | :---: | :--- |
|  | F121/ <br> $3 / 5 / 7$ |  | Description |  |
| VDD | 37,64, <br> 90 | 24,41, <br> 57 |  | Digital Supply Voltage. Must be tied to +2.7 to +3.6 V. |
| DGND | 38,63, <br> 89 | 25,40, <br> 56 |  | Digital Ground. Must be tied to Ground. |
| AV+ | 11,14 | 6 |  | Analog Supply Voltage. Must be tied to +2.7 to +3.6 V. |

C8051F120/1/2/3/4/5/6/7

Table 4.1. Pin Definitions

| Name | Pin Numbers |  | Type Description |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{F} 120 / \\ 2 / 4 / 6 \end{gathered}$ | $\begin{aligned} & \mathrm{F} 121 / \\ & 3 / 5 / 7 \end{aligned}$ |  |  |
| AIN0.0 | 18 | 9 | A In | ADC0 Input Channel 0 (See ADC0 Specification for complete description). |
| AIN0.1 | 19 | 10 | A In | ADC0 Input Channel 1 (See ADC0 Specification for complete description). |
| AIN0. 2 | 20 | 11 | A In | ADC0 Input Channel 2 (See ADC0 Specification for complete description). |
| AIN0.3 | 21 | 12 | A In | ADC0 Input Channel 3 (See ADC0 Specification for complete description). |
| AIN0.4 | 22 | 13 | A In | ADC0 Input Channel 4 (See ADC0 Specification for complete description). |
| AIN0.5 | 23 | 14 | A In | ADC0 Input Channel 5 (See ADC0 Specification for complete description). |
| AIN0.6 | 24 | 15 | A In | ADC0 Input Channel 6 (See ADC0 Specification for complete description). |
| AIN0. 7 | 25 | 16 | A In | ADC0 Input Channel 7 (See ADC0 Specification for complete description). |
| CP0+ | 9 | 4 | A In | Comparator 0 Non-Inverting Input. |
| CP0- | 8 | 3 | A In | Comparator 0 Inverting Input. |
| CP1+ | 7 | 2 | A In | Comparator 1 Non-Inverting Input. |
| CP1- | 6 | 1 | A In | Comparator 1 Inverting Input. |
| DAC0 | 100 | 64 | A Out | Digital to Analog Converter 0 Voltage Output. (See DAC Specification for complete description). |
| DAC1 | 99 | 63 | A Out | Digital to Analog Converter 1 Voltage Output. (See DAC Specification for complete description). |
| P0.0 | 62 | 55 | D I/O | Port 0.0. See Port Input/Output section for complete description. |
| P0.1 | 61 | 54 | D I/O | Port 0.1. See Port Input/Output section for complete description. |
| P0. 2 | 60 | 53 | D I/O | Port 0.2. See Port Input/Output section for complete description. |
| P0.3 | 59 | 52 | D I/O | Port 0.3. See Port Input/Output section for complete description. |
| P0.4 | 58 | 51 | D I/O | Port 0.4. See Port Input/Output section for complete description. |
| ALE/P0.5 | 57 | 50 | D I/O | ALE Strobe for External Memory Address bus (multiplexed mode) Port 0.5 See Port Input/Output section for complete description. |

Table 4.1. Pin Definitions

| Name | Pin Numbers |  | Type Description |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { F120/ } \\ 2 / 4 / 6 \end{gathered}$ | $\begin{gathered} \text { F121/ } \\ 3 / 5 / 7 \end{gathered}$ |  |  |
| /RD/P0.6 | 56 | 49 | D I/O | /RD Strobe for External Memory Address bus <br> Port 0.6 <br> See Port Input/Output section for complete description. |
| /WR/P0.7 | 55 | 48 | D I/O | /WR Strobe for External Memory Address bus <br> Port 0.7 <br> See Port Input/Output section for complete description. |
| AIN2.0/A8/P1.0 | 36 | 29 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | ADC2 Input Channel 0 (See ADC2 Specification for complete description). <br> Bit 8 External Memory Address bus (Non-multiplexed mode) <br> Port 1.0 <br> See Port Input/Output section for complete description. |
| AIN2.1/A9/P1.1 | 35 | 28 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | Port 1.1. See Port Input/Output section for complete description. |
| AIN2.2/A10/P1.2 | 34 | 27 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | Port 1.2. See Port Input/Output section for complete description. |
| AIN2.3/A11/P1.3 | 33 | 26 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | Port 1.3. See Port Input/Output section for complete description. |
| AIN2.4/A12/P1.4 | 32 | 23 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | Port 1.4. See Port Input/Output section for complete description. |
| AIN2.5/A13/P1.5 | 31 | 22 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | Port 1.5. See Port Input/Output section for complete description. |
| AIN2.6/A14/P1.6 | 30 | 21 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | Port 1.6. See Port Input/Output section for complete description. |
| AIN2.7/A15/P1.7 | 29 | 20 | $\begin{gathered} \text { A In } \\ \text { D I/O } \end{gathered}$ | Port 1.7. See Port Input/Output section for complete description. |
| A8m/A0/P2.0 | 46 | 37 | D I/O | Bit 8 External Memory Address bus (Multiplexed mode) <br> Bit 0 External Memory Address bus (Non-multiplexed mode) <br> Port 2.0 <br> See Port Input/Output section for complete description. |
| A9m/A1/P2.1 | 45 | 36 | D I/O | Port 2.1. See Port Input/Output section for complete description. |
| A10m/A2/P2.2 | 44 | 35 | D I/O | Port 2.2. See Port Input/Output section for complete description. |
| A11m/A3/P2.3 | 43 | 34 | D I/O | Port 2.3. See Port Input/Output section for complete description. |
| A12m/A4/P2.4 | 42 | 33 | D I/O | Port 2.4. See Port Input/Output section for complete description. |
| A13m/A5/P2.5 | 41 | 32 | D I/O | Port 2.5. See Port Input/Output section for complete description. |
| A14m/A6/P2.6 | 40 | 31 | D I/O | Port 2.6. See Port Input/Output section for complete description. |

Table 4.1. Pin Definitions

| Name | Pin Numbers |  | Type <br> Description |  |
| :---: | :---: | :---: | :---: | :--- |
|  | F120/ <br> $2 / 4 / 6$ | F121/ <br> $3 / 5 / 7$ |  |  |
| A15m/A7/P2.7 | 39 | 30 | D I/O | Port 2.7. See Port Input/Output section for complete description. |
| AD0/D0/P3.0 | 54 | 47 | D I/O | Bit 0 External Memory Address/Data bus (Multiplexed mode) <br> Bit 0 External Memory Data bus (Non-multiplexed mode) <br> Port 3.0 <br> See Port Input/Output section for complete description. |
| AD1/D1/P3.1 | 53 | 46 | D I/O | Port 3.1. See Port Input/Output section for complete description. |
| AD2/D2/P3.2 | 52 | 45 | D I/O | Port 3.2. See Port Input/Output section for complete description. |
| AD3/D3/P3.3 | 51 | 44 | D I/O | Port 3.3. See Port Input/Output section for complete description. |
| AD4/D4/P3.4 | 50 | 43 | D I/O | Port 3.4. See Port Input/Output section for complete description. |
| AD5/D5/P3.5 | 49 | 42 | D I/O | Port 3.5. See Port Input/Output section for complete description. |
| AD6/D6/P3.6 | 48 | 39 | D I/O | Port 3.6. See Port Input/Output section for complete description. |
| AD7/P5/P3.1 | 87 | 47 | 38 | D I/O | | Port 3.7. See Port Input/Output section for complete description. |
| :--- |
| P4.0 |

Table 4.1. Pin Definitions

| Name | Pin Numbers |  | Type Description |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{F} 120 / \\ 2 / 4 / 6 \end{gathered}$ | $\begin{aligned} & \text { F121/ } \\ & 3 / 5 / 7 \end{aligned}$ |  |  |
| A12/P5.4 | 84 |  | D I/O | Port 5.4. See Port Input/Output section for complete description. |
| A13/P5.5 | 83 |  | D I/O | Port 5.5. See Port Input/Output section for complete description. |
| A14/P5.6 | 82 |  | D I/O | Port 5.6. See Port Input/Output section for complete description. |
| A15/P5.7 | 81 |  | D I/O | Port 5.7. See Port Input/Output section for complete description. |
| A8m/A0/P6.0 | 80 |  | D I/O | Bit 8 External Memory Address bus (Multiplexed mode) <br> Bit 0 External Memory Address bus (Non-multiplexed mode) <br> Port 6.0 <br> See Port Input/Output section for complete description. |
| A9m/A1/P6.1 | 79 |  | D I/O | Port 6.1. See Port Input/Output section for complete description. |
| A10m/A2/P6.2 | 78 |  | D I/O | Port 6.2. See Port Input/Output section for complete description. |
| A11m/A3/P6.3 | 77 |  | D I/O | Port 6.3. See Port Input/Output section for complete description. |
| A12m/A4/P6.4 | 76 |  | D I/O | Port 6.4. See Port Input/Output section for complete description. |
| A13m/A5/P6.5 | 75 |  | D I/O | Port 6.5. See Port Input/Output section for complete description. |
| A14m/A6/P6.6 | 74 |  | D I/O | Port 6.6. See Port Input/Output section for complete description. |
| A15m/A7/P6.7 | 73 |  | D I/O | Port 6.7. See Port Input/Output section for complete description. |
| AD0/D0/P7.0 | 72 |  | D I/O | Bit 0 External Memory Address/Data bus (Multiplexed mode) Bit 0 External Memory Data bus (Non-multiplexed mode) Port 7.0 See Port Input/Output section for complete description. |
| AD1/D1/P7.1 | 71 |  | D I/O | Port 7.1. See Port Input/Output section for complete description. |
| AD2/D2/P7.2 | 70 |  | D I/O | Port 7.2. See Port Input/Output section for complete description. |
| AD3/D3/P7.3 | 69 |  | D I/O | Port 7.3. See Port Input/Output section for complete description. |
| AD4/D4/P7.4 | 68 |  | D I/O | Port 7.4. See Port Input/Output section for complete description. |
| AD5/D5/P7.5 | 67 |  | D I/O | Port 7.5. See Port Input/Output section for complete description. |
| AD6/D6/P7.6 | 66 |  | D I/O | Port 7.6. See Port Input/Output section for complete description. |
| AD7/D7/P7.7 | 65 |  | D I/O | Port 7.7. See Port Input/Output section for complete description. |

Figure 4.1. TQFP-100 Pinout Diagram


Figure 4.2. TQFP-100 Package Drawing


Figure 4.3. TQFP-64 Pinout Diagram


Figure 4.4. TQFP-64 Package Drawing


C8051F120/1/2/3/4/5/6/7

## 5. ADC0 (12-BIT ADC, C8051F120/1/4/5 ONLY)

The ADC0 subsystem for the C8051F120/1/4/5 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps , 12-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 5.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. The voltage reference used by ADC0 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 for C8051F120/2/4/6 devices, or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for C8051F121/3/5/7 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0 .

Figure 5.1. 12-Bit ADC0 Functional Block Diagram


### 5.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-chip temperature sensor (temperature transfer function is shown in Figure 5.2). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 5.6), and the Configuration register AMX0CF (Figure 5.5). The table in Figure 5.6 shows AMUX functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (Figure 5.7). The PGA can be software-programmed for gains of $0.5,2,4,8$ or 16 . Gain defaults to unity on reset.

The Temperature Sensor transfer function is shown in Figure 5.2. The output voltage ( $\mathrm{V}_{\text {TEMP }}$ ) is the PGA input when the Temperature Sensor is selected by bits AMX0AD3-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings.

Figure 5.2. Typical Temperature Sensor Transfer Function


### 5.2. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps . The ADC0 conversion clock is derived from the system clock divided by the value held in the ADCSC bits of register ADC0CF.

### 5.2.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC 0 CN . Conversions may be initiated by:

1. Writing a ' 1 ' to the AD0BUSY bit of ADC 0 CN ;
2. A Timer 3 overflow (i.e. timed continuous conversions);
3. A rising edge detected on the external ADC convert start signal, CNVSTR0;
4. A Timer 2 overflow (i.e. timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the $\mathrm{ADC} 0 \mathrm{H}: \mathrm{ADC} 0 \mathrm{~L}$ register pair (see example in Figure 5.11) depending on the programmed state of the AD0LJST bit in the ADC0CN register.

When initiating conversions by writing a ' 1 ' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.

Step 1. Write a ' 0 ' to AD0INT;
Step 2. Write a '1' to AD0BUSY;
Step 3. Poll AD0INT for ' 1 ';
Step 4. Process ADC0 data.
When CNVSTR0 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "19. PORT INPUT/OUTPUT" on page 215 for more details on Port I/O configuration).

## C8051F120/1/2/3/4/5/6/7

### 5.2.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in lowpower track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 5.3). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "5.2.3. Settling Time Requirements" on page 53).

Figure 5.3. ADC0 Track and Conversion Example Timing

## A. ADC Timing for External Trigger Source




### 5.2.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different MUX or PGA selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the $\mathrm{ADC0}$ sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 5.4 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy ( $S A$ ) may be approximated by Equation 5.1. When measuring the Temperature Sensor output, $R_{\text {TOTAL }}$ reduces to $R_{M U X}$. An absolute minimum settling time of $1.5 \mu \mathrm{~s}$ is required after any MUX or PGA selection. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements.

## Equation 5.1. ADC0 Settling Time Requirements

$$
t=\ln \left(\frac{2^{n}}{S A}\right) \times R_{\text {TOTAL }} C_{S A M P L E}
$$

Where:
$S A$ is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within $1 / 4 \mathrm{LSB}$ )
$t$ is the required settling time in seconds
$R_{\text {TOTAL }}$ is the sum of the ADC0 MUX resistance and any external source resistance.
$n$ is the ADC resolution in bits (12).

Figure 5.4. ADC0 Equivalent Input Circuits

## Differential Mode



Figure 5.5. AMX0CF: AMUX0 Configuration Register

| SFR Page: SFR Address: | $\begin{aligned} & 0 \\ & 0 \times 1 \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| - | - | - | - | AIN67IC | AIN45IC | AIN23IC | AIN01IC | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-4: <br> Bit3: | UNUSED. Read $=0000 \mathrm{~b}$; Write $=$ don't care. <br> AIN67IC: AIN0.6, AIN0.7 Input Pair Configuration Bit. <br> 0 : AIN0.6 and AIN0.7 are independent single-ended inputs. <br> 1: AIN0.6, AIN0.7 are (respectively) +, - differential input pair. |  |  |  |  |  |  |  |
| Bit2: | AIN45IC: AIN0.4, AIN0.5 Input Pair Configuration Bit. 0 : AIN0.4 and AIN0.5 are independent single-ended inputs. 1: AIN0.4, AIN0.5 are (respectively) +, - differential input pair. |  |  |  |  |  |  |  |
| Bit1: | 0 : AIN0. 2 and AIN0. 3 are independent single-ended inputs. <br> 1: AIN0.2, AIN0.3 are (respectively) + , - differential input pair. |  |  |  |  |  |  |  |
| Bit0: | AIN01IC: 0: AIN0.0 1: AIN0.0 | 0, AIN N0.1 .1 are | put P | onfiguratio | Bit. inputs. input pai |  |  |  |
| NOTE: | The ADC0 Data Word is in 2's complement format for channels configured as differential. |  |  |  |  |  |  |  |

Figure 5.6. AMX0SL: AMUX0 Channel Select Register


Figure 5.7. ADC0CF: ADC0 Configuration Register

```
SFR Page: 0
SFR Address: 0xBC
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Reset Value } \\
& 11111000
\end{aligned}
\]}} \\
\hline AD0SC4 & AD0SC3 & AD0SC2 & AD0SC1 & AD0SC0 & AMP0GN2 & AMP0GN1 & AMP0GN0 & & & \\
\hline Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & & & \\
\hline
\end{tabular}
```

Bits7-3: AD0SC4-0: ADC0 SAR Conversion Clock Period Bits.
The SAR Conversion clock is derived from system clock by the following equation, where $A D O S C$ refers to the 5 -bit value held in AD0SC4-0, and $C L K_{S A R O}$ refers to the desired ADC0 SAR clock (Note: the ADC0 SAR Conversion Clock should be less than or equal to 2.5 MHz ).
$A D 0 S C=\frac{S Y S C L K}{2 \times C L K_{S A R 0}}-1$
( $A D 0 S C>00000 \mathrm{~b}$ )

When the ADOSC bits are equal to 00000 b, the SAR Conversion clock is equal to SYSCLK to facilitate faster ADC conversions at slower SYSCLK speeds.

Bits2-0: AMP0GN2-0: ADC0 Internal Amplifier Gain (PGA).
000: Gain = 1
001: Gain $=2$
010: Gain $=4$
011: Gain $=8$
$10 x:$ Gain $=16$
11x: Gain $=0.5$

Figure 5.8. ADC0CN: ADC0 Control Register

| SFR Address: R/W | 0xE8 | (bit addres R/W | essable) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | AD0 | AD0INT | AD0BUSY | AD0CM1 | AD0CM | AD0 | AD0L |  |
| Bit7 | Bit6 | Bit5 | bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| it7: $\begin{array}{ll}\text { AD } \\ & 0 \\ & 1\end{array}$ | AD0EN: ADC0 Enable Bit. <br> 0 : ADC0 Disabled. ADC0 is in low-power shutdown. <br> 1: ADC0 Enabled. ADC0 is active and ready for data conversions. |  |  |  |  |  |  |  |
| Bit6: $\quad$ AD | AD0TM: ADC Track Mode Bit. <br> 0 : When the ADC is enabled, tracking is continuous unless a conversion is in process. <br> 1: Tracking Defined by ADCM1-0 bits. |  |  |  |  |  |  |  |
| Bit5: $\begin{array}{ll}\text { A } \\ & \text { T } \\ & \\ & 0 \\ & 1\end{array}$ | AD0INT: ADC0 Conversion Complete Interrupt Flag. <br> This flag must be cleared by software. <br> 0 : ADC0 has not completed a data conversion since the last time this flag was cleared. <br> 1: ADC0 has completed a data conversion. |  |  |  |  |  |  |  |
| Bit4: $\begin{array}{ll}\text { A } \\ & \text { R } \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & \\ & 0 \\ & 1\end{array}$ | AD0BUSY: <br> Read: <br> 0 : ADC0 Co <br> logic 1 on th <br> 1: ADC0 Co <br> Write: <br> 0 : No Effect. <br> 1: Initiates A | DC0 Busy <br> ersion is falling edg ersion is in <br> C0 Conve | Bit. <br> complete or ge of AD0BU in progress. <br> ersion if AD0 | conversion SY. $\text { CM1-0 }=001$ | is not curren | y in progres | AD0INT | set to |
| Bits3-2: $\begin{array}{ll}\text { A } \\ & \text { If } \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & \text { If } \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & \text { e } \\ & 1\end{array}$ | AD0CM1-0: If $\mathrm{AD} 0 \mathrm{TM}=$ 00: ADC0 co 01: ADC0 co 10: ADC0 co 11: ADC0 co If $\mathrm{AD} 0 \mathrm{TM}=$ 00: Tracking version. <br> 01: Tracking 10: ADC0 tr edge. <br> 11: Tracking | DC0 Start <br> version in version ini version ini version ini <br> sarts with <br> tarted by the ks only wh <br> sarted by th | t of Conversi <br> itiated on every itiated on ove itiated on risi itiated on ove <br> the write of ' <br> the overflow hen CNVSTR <br> he overflow | Mode Se <br> ry write of ' rflow of Tim ng edge of e rflow of Tim ' to AD0BU of Timer 3 and 0 input is lo <br> of Timer 2 an | ect. <br> 1 ' to AD0B er 3. <br> xternal CNV <br> er 2. <br> USY and las <br> nd lasts for 3 gic low; con <br> nd lasts for 3 | SY. <br> TR0. <br> for 3 SAR <br> SAR clocks, ersion starts <br> SAR clocks, | cks, follo <br> fllowed by n rising C <br> fllowed by | d by con- <br> onversion. VSTR0 <br> onversion. |
| Bit1: $\begin{array}{ll}\text { A } \\ & \\ & \\ & \\ & 0 \\ & 1\end{array}$ | AD0WINT: This bit must 0: ADC0 Wi 1: ADC0 Wi | DC0 Wind be cleared dow Comp dow Comp | dow Compare by software. parison Data parison Data | Interrupt Fl <br> match has no <br> match has oc | ag. <br> t occurred s curred. | ce this flag | s last clea |  |
| Bit0: $\quad$ A | AD0LJST: A 0: Data in AD 1: Data in AD | C0 Left J | ustify Select. | are right-jus | ified. |  |  |  |

silicin labiratarifes

Figure 5.9. ADC0H: ADC0 Data Word MSB Register

| SFR Page: <br> SFR Address: | $\begin{aligned} & 0 \\ & 0 \mathrm{xBF} \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 Bit1 |  | Bit0 |  |
| Bits7-0: ADC0 Data Word High-Order Bits. <br> For AD0LJST $=0$ : Bits 7-4 are the sign extension of Bit3. Bits 3-0 are the upper 4 bits of the 12-bit ADC0 Data Word. <br> For AD0LJST $=1$ : Bits 7-0 are the most-significant bits of the 12-bit ADC0 Data Word. |  |  |  |  |  |  |  |  |

Figure 5.10. ADC0L: ADC0 Data Word LSB Register


Figure 5.11. ADC0 Data Word Example

## 12-bit ADC0 Data Word appears in the ADC0 Data Word Registers as follows:

$\mathrm{ADC} 0 \mathrm{H}[3: 0]: \mathrm{ADC} 0 \mathrm{~L}[7: 0]$, if $\mathrm{AD} 0 \mathrm{LJST}=0$
$(\mathrm{ADC0H}[7: 4]$ will be sign-extension of ADC 0 H .3 for a differential reading, otherwise $=$ 0000b).
$\mathrm{ADC0H}[7: 0]: \mathrm{ADC0L}[7: 4]$, if $\mathrm{AD} 0 \mathrm{LJST}=1$
$(\mathrm{ADC0L}[3: 0]=0000 \mathrm{~b})$.
Example: ADC0 Data Word Conversion Map, AIN0.0 Input in Single-Ended Mode (AMX0CF $=0 \times 00, \mathrm{AMX} 0 \mathrm{SL}=0 \times 00)$

| AIN0.0-AGND <br> (Volts) | ADC0H:ADC0L <br> (AD0LJST = 0) | ADC0H:ADC0L <br> (AD0LJST = 1) |
| :---: | :---: | :---: |
| VREF * (4095/4096) | 0x0FFF | 0xFFF0 |
| VREF /2 | 0x0800 | 0x8000 |
| VREF * $(2047 / 4096)$ | 0x07FF | 0x7FF0 |
| 0 | $0 x 0000$ | 0x0000 |

Example: ADC0 Data Word Conversion Map, AIN0.0-AIN0.1 Differential Input Pair $(\mathrm{AMX} 0 \mathrm{CF}=0 \times 01, \mathrm{AMX} 0 \mathrm{SL}=0 \times 00)$

| AIN0.0-AIN0.1 (Volts) | $\begin{gathered} \text { ADC0H:ADC0L } \\ (\mathrm{AD} 0 \mathrm{LJST}=0) \end{gathered}$ | $\begin{gathered} \text { ADC0H:ADC0L } \\ (\text { AD0LJST = 1) } \end{gathered}$ |
| :---: | :---: | :---: |
| VREF * (2047/2048) | 0x07FF | 0x7FF0 |
| VREF / 2 | 0x0400 | 0x4000 |
| VREF * (1/2048) | 0x0001 | 0x0010 |
| 0 | 0x0000 | 0x0000 |
| -VREF * (1/2048) | 0xFFFF (-1d) | 0xFFF0 |
| -VREF / 2 | 0xFC00 (-1024d) | 0xC000 |
| -VREF | 0xF800 (-2048d) | 0x8000 |

For $\operatorname{ADOLJST}=0$ :
Code $=\operatorname{Vin} \times \frac{\text { Gain }}{V R E F} \times 2^{n} ; ~ ' n '=12$ for Single-Ended; ' $n$ ' $=11$ for Differential.

### 5.3. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADOWINT in ADC 0 CN ) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 62 . Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the $\mathrm{ADC0GTx}$ and $\mathrm{ADC0LTx}$ registers.

Figure 5.12. ADC0GTH: ADC0 Greater-Than Data High Byte Register

| SFR Page: <br> SFR Address: | $\begin{aligned} & 0 \\ & 0 \mathrm{xC} 5 \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 1111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: High byte of ADC0 Greater-Than Data Word. |  |  |  |  |  |  |  |  |

Figure 5.13. ADC0GTL: ADC0 Greater-Than Data Low Byte Register


Bits7-0: Low byte of ADC0 Greater-Than Data Word.

Figure 5.14. ADC0LTH: ADC0 Less-Than Data High Byte Register

| SFR Page: SFR Address: | $\begin{aligned} & 0 \\ & 0 \mathrm{xC} 7 \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: High byte of ADC0 Less-Than Data Word. |  |  |  |  |  |  |  |  |

Figure 5.15. ADC0LTL: ADC0 Less-Than Data Low Byte Register

| SFR Page: <br> SFR Address: | $\begin{aligned} & 0 \\ & 0 \mathrm{xC6} \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: Low byte of ADC0 Less-Than Data Word. |  |  |  |  |  |  |  |  |

Figure 5.16. 12-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data


Figure 5.17. 12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data


Figure 5.18. 12-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data


Figure 5.19. 12-Bit ADC0 Window Interrupt Example: Left Justified Differential Data


## C8051F120/1/2/3/4/5/6/7

Table 5.1. 12-Bit ADC0 Electrical Characteristics (C8051F120/1/4/5)
$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{VREF}=2.40 \mathrm{~V}($ REFBE $=0)$, PGA Gain $=1,-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  | 12 |  | bits |  |
| Resolution |  |  |  | $\pm 1$ | LSB |
| Integral Nonlinearity | Guaranteed Monotonic |  |  | $\pm 1$ | LSB |
| Differential Nonlinearity |  |  | $-3 \pm 1$ |  | LSB |
| Offset Error | Differential mode |  | $-7 \pm 3$ |  | LSB |
| Full Scale Error |  |  | $\pm 0.25$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Offset Temperature Coefficient |  |  |  |  |  |

DYNAMIC PERFORMANCE ( 10 kHz sine-wave input, 0 to 1 dB below Full Scale, 100 ksps

| Signal-to-Noise Plus Distortion |  | 66 |  |  | dB |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Total Harmonic Distortion | Up to the $5^{\text {th }}$ harmonic |  | -75 |  | dB |
| Spurious-Free Dynamic Range |  |  | 80 |  | dB |

CONVERSION RATE

| SAR Clock Frequency |  |  |  | 2.5 | MHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Conversion Time in SAR Clocks |  | 16 |  |  | clocks |
| Track/Hold Acquisition Time |  | 1.5 |  |  | $\mu \mathrm{~s}$ |
| Throughput Rate |  |  |  | 100 | ksps |

ANALOG INPUTS

| Input Voltage Range | Single-ended operation | 0 |  | VREF | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| *Common-mode Voltage Range | Differential operation | AGND |  | AV+ | V |
| Input Capacitance |  |  | 10 |  | pF |

## TEMPERATURE SENSOR

| Linearity | Note 1 |  | $\pm 0.2$ |  | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Gain | Note 2 |  | 2.86 <br> $\pm 0.034$ | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| Offset | Note 1, Note 2, $\left(\mathrm{Temp}=0^{\circ} \mathrm{C}\right)$ |  | 776 <br> $\pm 8.5$ | mV |  |

## POWER SPECIFICATIONS

| Power Supply Current (AV+ sup- <br> plied to ADC) | Operating Mode, 100 ksps |  | 450 | 900 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Power Supply Rejection |  |  | $\pm 0.3$ |  | $\mathrm{mV} / \mathrm{V}$ |

Note 1: Includes ADC offset, gain, and linearity variations.
Note 2: Represents one standard deviation from the mean.

## 6. ADC0 (10-BIT ADC, C8051F122/3/6/7 ONLY)

The ADC0 subsystem for the C8051F122/3/6/7 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps , 10-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 6.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 6.1. The voltage reference used by ADC0 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 for C8051F120/2/4/6 devices, or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for C8051F121/3/5/7 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0 .

Figure 6.1. 10-Bit ADC0 Functional Block Diagram


### 6.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-chip temperature sensor (temperature transfer function is shown in Figure 6.2). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 6.6), and the Configuration register AMX0CF (Figure 6.5). The table in Figure 6.6 shows AMUX functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (Figure 6.7). The PGA can be software-programmed for gains of $0.5,2,4,8$ or 16 . Gain defaults to unity on reset.

The Temperature Sensor transfer function is shown in Figure 6.2. The output voltage ( $\mathrm{V}_{\text {TEMP }}$ ) is the PGA input when the Temperature Sensor is selected by bits AMX0AD3-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings.

Figure 6.2. Typical Temperature Sensor Transfer Function


### 6.2. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps . The ADC0 conversion clock is derived from the system clock divided by the value held in the ADCSC bits of register ADC0CF.

### 6.2.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by:

1. Writing a ' 1 ' to the AD0BUSY bit of ADC 0 CN ;
2. A Timer 3 overflow (i.e. timed continuous conversions);
3. A rising edge detected on the external ADC convert start signal, CNVSTR0;
4. A Timer 2 overflow (i.e. timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the $\mathrm{ADC} 0 \mathrm{H}: \mathrm{ADC} 0 \mathrm{~L}$ register pair (see example in Figure 6.11) depending on the programmed state of the AD0LJST bit in the ADC0CN register.

When initiating conversions by writing a ' 1 ' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.

Step 1. Write a ' 0 ' to AD0INT;
Step 2. Write a '1' to AD0BUSY;
Step 3. Poll AD0INT for ' 1 ';
Step 4. Process ADC0 data.
When CNVSTR0 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "19. PORT INPUT/OUTPUT" on page 215 for more details on Port I/O configuration).

## C8051F120/1/2/3/4/5/6/7

### 6.2.2. Tracking Modes

The AD0TM bit in register ADC 0 CN controls the ADC 0 track-and-hold mode. In its default state, the ADC 0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in lowpower track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 6.3). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "6.2.3. Settling Time Requirements" on page 71).

Figure 6.3. ADC0 Track and Conversion Example Timing

## A. ADC Timing for External Trigger Source




### 6.2.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different MUX or PGA selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the $\mathrm{ADC0}$ sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 6.4 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy $(S A)$ may be approximated by Equation 6.1. When measuring the Temperature Sensor output, $R_{\text {TOTAL }}$ reduces to $R_{M U X}$. An absolute minimum settling time of $1.5 \mu \mathrm{~s}$ is required after any MUX or PGA selection. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements.

## Equation 6.1. ADC0 Settling Time Requirements

$$
t=\ln \left(\frac{2^{n}}{S A}\right) \times R_{\text {TOTAL }} C_{S A M P L E}
$$

Where:
$S A$ is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within $1 / 4 \mathrm{LSB}$ )
$t$ is the required settling time in seconds
$R_{\text {TOTAL }}$ is the sum of the ADC0 MUX resistance and any external source resistance.
$n$ is the ADC resolution in bits (10).

Figure 6.4. ADC0 Equivalent Input Circuits

## Differential Mode



Figure 6.5. AMX0CF: AMUX0 Configuration Register


Figure 6.6. AMX0SL: AMUX0 Channel Select Register


Figure 6.7. ADC0CF: ADC0 Configuration Register

```
SFR Page: 0
SFR Address: 0xBC
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Reset Value 11111000}} \\
\hline AD0SC4 & AD0SC3 & AD0SC2 & AD0SC1 & AD0SC0 & AMP0GN2 & AMP0GN1 & AMP0GN0 & & \\
\hline Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & & \\
\hline
\end{tabular}
```

Bits7-3: AD0SC4-0: ADC0 SAR Conversion Clock Period Bits.
SAR Conversion clock is derived from system clock by the following equation, where $A D O S C$ refers to the 5 -bit value held in ADOSC4-0, and $C L K_{S A R 0}$ refers to the desired ADC0 SAR clock (Note: the ADC0 SAR Conversion Clock should be less than or equal to 2.5 MHz ).
$A D 0 S C=\frac{S Y S C L K}{2 \times C L K_{S A R 0}}-1$
( $A D 0 S C>00000 \mathrm{~b}$ )

When the ADOSC bits are equal to 00000 b, the SAR Conversion clock is equal to SYSCLK to facilitate faster ADC conversions at slower SYSCLK speeds.

Bits2-0: AMP0GN2-0: ADC0 Internal Amplifier Gain (PGA).
000: Gain = 1
001: Gain = 2
010: Gain $=4$
011: Gain $=8$
$10 x:$ Gain $=16$
11x: Gain $=0.5$

Figure 6.8. ADC0CN: ADC0 Control Register

```
SFR Page: 0
SFR Address: 0xE8 (bit addressable)
\begin{tabular}{c|c|c|c|cc|c|c|c|c} 
R/W & \multicolumn{1}{c}{ R/W } & \multicolumn{2}{c}{ R/W } & R/W & R/W & \multicolumn{2}{c}{ R/W } & R/W & R/W
\end{tabular} Reset Value
Bit7: AD0EN: ADC0 Enable Bit.
    0: ADC0 Disabled. ADC0 is in low-power shutdown.
    1: ADC0 Enabled. ADC0 is active and ready for data conversions.
Bit6: AD0TM: ADC Track Mode Bit.
    0: When the ADC is enabled, tracking is continuous unless a conversion is in process.
    1: Tracking Defined by ADCM1-0 bits.
Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag.
    This flag must be cleared by software.
    0: ADC0 has not completed a data conversion since the last time this flag was cleared.
    1: ADC0 has completed a data conversion.
Bit4: AD0BUSY: ADC0 Busy Bit.
    Read:
    0: ADC0 Conversion is complete or a conversion is not currently in progress. AD0INT is set to
    logic 1 on the falling edge of AD0BUSY.
    1: ADC0 Conversion is in progress.
    Write:
    0: No Effect.
    1: Initiates ADC0 Conversion if AD0CM1-0 = 00b.
Bits3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select.
    If AD0TM = 0:
    00: ADC0 conversion initiated on every write of ' }1\mathrm{ ' to AD0BUSY.
    01: ADC0 conversion initiated on overflow of Timer 3.
    10: ADC0 conversion initiated on rising edge of external CNVSTR0.
    11: ADC0 conversion initiated on overflow of Timer 2.
    If AD0TM = 1:
    00: Tracking starts with the write of ' 1' to AD0BUSY and lasts for 3 SAR clocks, followed by con-
    version.
    01: Tracking started by the overflow of Timer 3 and lasts for 3 SAR clocks, followed by conversion.
    10: ADC0 tracks only when CNVSTR0 input is logic low; conversion starts on rising CNVSTR0
    edge.
    11: Tracking started by the overflow of Timer 2 and lasts for 3 SAR clocks, followed by conversion.
Bit1: AD0WINT: ADC0 Window Compare Interrupt Flag.
    This bit must be cleared by software.
    0: ADC0 Window Comparison Data match has not occurred since this flag was last cleared.
    1: ADC0 Window Comparison Data match has occurred.
Bit0: AD0LJST: ADC0 Left Justify Select.
    0: Data in ADC0H:ADC0L registers are right-justified.
    1: Data in ADC0H:ADC0L registers are left-justified.
```

Figure 6.9. ADC0H: ADC0 Data Word MSB Register

| $\begin{array}{ll}\text { SFR Page: } & 0 \\ \text { SFR Address: } & 0 \mathrm{xBF}\end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: ADC0 Data Word High-Order Bits. <br> For AD0LJST $=0$ : Bits 7-4 are the sign extension of Bit3. Bits 3-0 are the upper 4 bits of the 10 -bit ADC0 Data Word. <br> For AD0LJST $=1$ : Bits 7-0 are the most-significant bits of the 10-bit ADC0 Data Word. |  |  |  |  |  |  |  |  |

Figure 6.10. ADC0L: ADC0 Data Word LSB Register

| SFR Page: SFR Address | $\begin{aligned} & 0 \\ & 0 \times B E \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W |  | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: ADC0 Data Word Low-Order Bits. <br> For AD0LJST $=0$ : Bits 7-0 are the lower 8 bits of the 10 -bit ADC0 Data Word. <br> For AD0LJST $=1$ : Bits 7-4 are the lower 4 bits of the 10 -bit ADC0 Data Word. Bits3-0 will always read ' 0 '. |  |  |  |  |  |  |  |  |

Figure 6.11. ADC0 Data Word Example

10-bit ADC0 Data Word appears in the ADC0 Data Word Registers as follows:
$\mathrm{ADC} 0 \mathrm{H}[1: 0]: \mathrm{ADC} 0 \mathrm{~L}[7: 0]$, if $\mathrm{AD} 0 \mathrm{LJST}=0$
$(\mathrm{ADCOH}[7: 2]$ will be sign-extension of ADC 0 H .1 for a differential reading, otherwise $=$ 000000b).
$\mathrm{ADC0H}[7: 0]: \mathrm{ADC0L}[7: 6]$, if AD0LJST $=1$
$(\mathrm{ADC0L}[5: 0]=00 b)$.
Example: ADC0 Data Word Conversion Map, AIN0.0 Input in Single-Ended Mode (AMX0CF $=0 \times 00, \mathrm{AMX} 0 \mathrm{SL}=0 \times 00$ )

| AIN0.0-AGND <br> (Volts) | ADC0H:ADC0L <br> (AD0LJST = 0) | ADC0H:ADC0L <br> (AD0LJST = 1) |
| :---: | :---: | :---: |
| VREF * (1023/1024) | 0x03FF | $0 \times \mathrm{FFC} 0$ |
| VREF $/ 2$ | $0 \times 0800$ | $0 \times 8000$ |
| VREF $*(511 / 1024)$ | $0 \times 01 \mathrm{FF}$ | $0 \times 7 \mathrm{FC} 0$ |
| 0 | $0 x 0000$ | $0 \times 0000$ |

Example: ADC0 Data Word Conversion Map, AIN0.0-AIN0.1 Differential Input Pair $(\mathrm{AMX} 0 \mathrm{CF}=0 \times 01, \mathrm{AMX} 0 \mathrm{SL}=0 \times 00)$

| $\begin{aligned} & \text { AIN0.0-AIN0.1 } \\ & \text { (Volts) } \end{aligned}$ | $\begin{gathered} \text { ADC0H:ADC0L } \\ (\mathrm{AD} 0 \mathrm{LJST}=0) \end{gathered}$ | $\begin{gathered} \text { ADC0H:ADC0L } \\ (\operatorname{AD0LJST}=1) \end{gathered}$ |
| :---: | :---: | :---: |
| VREF * (511/512) | 0x01FF | 0x7FC0 |
| VREF / 2 | 0x0100 | 0x4000 |
| VREF * (1/512) | 0x0001 | 0x0040 |
| 0 | 0x0000 | 0x0000 |
| -VREF * (1/512) | 0xFFFFF (-1d) | 0xFFC0 |
| -VREF / 2 | 0xFF00 (-256d) | 0xC000 |
| -VREF | 0xFE00 (-512d) | 0x8000 |

For $\operatorname{ADOLJST}=0$ :
Code $=\operatorname{Vin} \times \frac{\text { Gain }}{V R E F} \times 2^{n} ; ~ ' n '=10$ for Single-Ended; ' $n$ ' $=9$ for Differential.

### 6.3. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADOWINT in ADC 0 CN ) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 80 . Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the $\mathrm{ADC0GTx}$ and $\mathrm{ADC0LTx}$ registers.

Figure 6.12. ADC0GTH: ADC0 Greater-Than Data High Byte Register

| SFR Page: <br> SFR Address: | $\begin{aligned} & 0 \\ & 0 \mathrm{xC} 5 \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 1111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: High byte of ADC0 Greater-Than Data Word. |  |  |  |  |  |  |  |  |

Figure 6.13. ADC0GTL: ADC0 Greater-Than Data Low Byte Register


Bits7-0: Low byte of ADC0 Greater-Than Data Word.

Figure 6.14. ADC0LTH: ADC0 Less-Than Data High Byte Register


Figure 6.15. ADC0LTL: ADC0 Less-Than Data Low Byte Register

| SFR Page: <br> SFR Address: | $\begin{aligned} & 0 \\ & 0 \mathrm{xC6} \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: Low byte of ADC0 Less-Than Data Word. |  |  |  |  |  |  |  |  |

Figure 6.16. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data

| Input Voltage (AD0.0 - AGND) | ADC Data Word |  | Input Voltage (AD0.0 - AGND) | ADC Data Word |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REF $\times$ (1023/1024) | 0x03FF | ADWINT not affected | REF $\times$ (1023/1024) | 0x03FF | ADWINT=1 |
|  |  |  |  |  |  |
|  | 0x0201 |  |  | 0x0201 |  |
| REFx(512/1024) | 0x0200 | ADCOLTH:ADCOLTL | REF x (512/1024) | 0x0200 | ADC0GTH:ADC0GTL |
|  | 0x01FF $0 \times 0101$ | $\}^{-------101 N T=1 ~}$ |  | 0x01FF $0 \times 0101$ | ADWINT not affected |
| REFx(256/1024) | 0x0100 | ADCOGTH:ADCOGTL | $\operatorname{REF} \times(256 / 1024)$ | 0x0100 | ADCOLTH:ADCOLTL |
|  | 0x00FF | ADWINT not affected |  | 0x00FF | ---------- |
|  |  |  |  |  | \} $\mathrm{ADWINT}=1$ |
| 0 | 0x0000 |  |  | 0x0000 |  |
| Given: |  |  | Given: |  |  |
| AMX0SL $=0 \times 00, ~ \mathrm{AMX0CF}=0 \times 00$AD0LJST $=$ '0, |  |  | $\mathrm{AMX} 0 \mathrm{SL}=0 \mathrm{x} 00, \mathrm{AMX} 0 \mathrm{CF}=0 \mathrm{x} 00$ |  |  |
|  |  |  | $\text { AD0LJST = ' } 0 \text { ', }$ |  |  |
| $\begin{aligned} & \text { ADC0LTH:ADC0LTL }=0 \times 0200 \\ & \text { ADC0GTH:ADC0GTL }=0 \times 0100 \end{aligned}$ |  |  | ADC0LTH:ADC0LTL $=0 \times 0100$, |  |  |
|  |  |  | ADC0GTH:ADC0GTL $=0 \times 0200$. |  |  |
| An ADC0 End of Conversion will cause an ADC0 |  |  | An ADC0 End of Conversion will cause an ADC0 |  |  |
| Window Compare Interrupt (AD0WINT $=$ ' 1 ') if the resulting ADC0 Data Word is $<0 x 0200$ and $>0 x 0100$. |  |  | Window Compare Interrupt (AD0WINT = '1') if the resulting ADC0 Data Word is $>0 \times 0200$ or $<0 x 0100$. |  |  |

Figure 6.17. 10-Bit ADC0 Window Interrupt Example: Right Justified Differential Data


Figure 6.18. 10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data


Figure 6.19. 10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data


## C8051F120/1/2/3/4/5/6/7

Table 6.1. 10-Bit ADC0 Electrical Characteristics (C8051F122/3/6/7)
$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{VREF}=2.40 \mathrm{~V}(\mathrm{REFBE}=0)$, PGA Gain $=1,-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  | 10 |  |  | bits |
| Resolution |  |  |  | $\pm 1$ | LSB |
| Integral Nonlinearity | Guaranteed Monotonic |  |  | $\pm 1$ | LSB |
| Differential Nonlinearity |  |  | $\pm 0.5$ |  | LSB |
| Offset Error | Differential mode |  | $-1.5 \pm 0.5$ |  | LSB |
| Full Scale Error |  |  | $\pm 0.25$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Offset Temperature Coefficient |  |  |  |  |  |

DYNAMIC PERFORMANCE ( 10 kHz sine-wave input, 0 to 1 dB below Full Scale, 100 ksps

| Signal-to-Noise Plus Distortion |  | 59 |  |  | dB |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Total Harmonic Distortion | Up to the $5^{\text {th }}$ harmonic |  | -70 |  | dB |
| Spurious-Free Dynamic Range |  |  | 80 |  | dB |

CONVERSION RATE

| SAR Clock Frequency |  |  |  | 2.5 | MHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Conversion Time in SAR Clocks |  | 16 |  |  | clocks |
| Track/Hold Acquisition Time |  | 1.5 |  |  | $\mu \mathrm{~s}$ |
| Throughput Rate |  |  |  | 100 | ksps |

ANALOG INPUTS

| Input Voltage Range | Single-ended operation | 0 |  | VREF | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| *Common-mode Voltage Range | Differential operation | AGND |  | AV + | V |
| Input Capacitance |  |  | 10 |  | pF |

## TEMPERATURE SENSOR

| Linearity | Note 1 |  | $\pm 0.2$ |  | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Gain | Note 2 |  | 2.86 <br> $\pm 0.034$ | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| Offset | Note 1, Note 2, (Temp $\left.=0^{\circ} \mathrm{C}\right)$ |  | 776 <br> $\pm 8.5$ | mV |  |
| POWER SPECIFICATIONS |  |  | 450 | 900 | $\mu \mathrm{~A}$ |
| Power Supply Current (AV+ sup- <br> plied to ADC) | Operating Mode, 100 ksps |  | $\pm 0.3$ |  | $\mathrm{mV} / \mathrm{V}$ |
| Power Supply Rejection |  |  |  |  |  |

Note 1: Includes ADC offset, gain, and linearity variations.
Note 2: Represents one standard deviation from the mean.

## 7. ADC2 (8-BIT ADC)

The ADC2 subsystem for the C8051F120/1/2/3/4/5/6/7 consists of an 8 -channel, configurable analog multiplexer (AMUX2), a programmable gain amplifier (PGA2), and a 500 ksps , 8-bit successive-approximation-register ADC with integrated track-and-hold (see block diagram in Figure 7.1). The AMUX2, PGA2, and Data Conversion Modes are all configurable under software control via the Special Function Registers shown in Figure 7.1. The ADC2 subsystem (8-bit ADC, track-and-hold and PGA) is enabled only when the AD2EN bit in the ADC2 Control register $(A D C 2 C N)$ is set to logic 1 . The ADC2 subsystem is in low power shutdown when this bit is logic 0 . The voltage reference used by ADC2 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 for C8051F120/2/4/6 devices, or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for C8051F121/3/5/7 devices.

Figure 7.1. ADC2 Functional Block Diagram


### 7.1. Analog Multiplexer and PGA

Eight ADC2 channels are available for measurement, as selected by the AMX2SL register (see Figure 7.5). The PGA amplifies the ADC2 output signal by an amount determined by the states of the AMP2GN2-0 bits in the ADC2 Configuration register, ADC 2 CF (Figure 7.6). The PGA can be software-programmed for gains of $0.5,1,2$, or 4 . Gain defaults to 0.5 on reset.

Important Note: AIN2 pins also function as Port 1 I/O pins, and must be configured as analog inputs when used as ADC2 inputs. To configure an AIN2 pin for analog input, set to ' 0 ' the corresponding bit in register P1MDIN. Port 1 pins selected as analog inputs are skipped by the Digital I/O Crossbar. See Section "19.1.5. Configuring Port 1 Pins as Analog Inputs" on page 219 for more information on configuring the AIN2 pins.

### 7.2. ADC2 Modes of Operation

ADC2 has a maximum conversion speed of 500 ksps . The ADC2 conversion clock (SAR2 clock) is a divided version of the system clock, determined by the AD2SC bits in the ADC2CF register. The maximum ADC2 conversion clock is 7.5 MHz .

### 7.2.1. $\quad$ Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC2 Start of Conversion Mode bits (AD2CM2-0) in ADC2CN. Conversions may be initiated by:

1. Writing a ' 1 ' to the AD2BUSY bit of ADC2CN;
2. A Timer 3 overflow (i.e. timed continuous conversions);
3. A rising edge detected on the external ADC convert start signal, CNVSTR2;
4. A Timer 2 overflow (i.e. timed continuous conversions);
5. Writing a ' 1 ' to the AD0BUSY of register ADC0CN (initiate conversion of ADC2 and ADC0 with a single software command).

During conversion, the AD2BUSY bit is set to logic 1 and restored to 0 when conversion is complete. The falling edge of AD2BUSY triggers an interrupt (when enabled) and sets the interrupt flag in ADC2CN. Converted data is available in the ADC 2 data word, ADC 2 .

When a conversion is initiated by writing a ' 1 ' to AD2BUSY, it is recommended to poll AD2INT to determine when the conversion is complete. The recommended procedure is:

Step 1. Write a ' 0 ' to AD2INT;
Step 2. Write a ' 1 ' to AD2BUSY;
Step 3. Poll AD2INT for ' 1 ';
Step 4. Process ADC2 data.
When CNVSTR2 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "19. PORT INPUT/OUTPUT" on page 215 for more details on Port I/O configuration).

### 7.2.2. Tracking Modes

The AD2TM bit in register ADC2CN controls the ADC2 track-and-hold mode. In its default state, the ADC2 input is continuously tracked, except when a conversion is in progress. When the AD2TM bit is logic 1, ADC2 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR2 signal is used to initiate conversions in low-power tracking mode, ADC2 tracks only when CNVSTR2 is low; conversion begins on the rising edge of CNVSTR2 (see Figure 7.2). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power Track-and-Hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in Section "7.2.3. Settling Time Requirements" on page 88.

Figure 7.2. ADC2 Track and Conversion Example Timing
A. ADC Timing for External Trigger Source


## B. ADC Timing for Internal Trigger Source



### 7.2.3. Settling Time Requirements

When the ADC 2 input configuration is changed (i.e., a different MUX or PGA selection), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC2 MUX resistance, the ADC2 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 7.3 shows the equivalent ADC 2 input circuit. The required ADC 2 settling time for a given settling accuracy (SA) may be approximated by Equation 7.1. Note: An absolute minimum settling time of 800 ns required after any MUX selection. Note that in low-power tracking mode, three SAR2 clocks are used for tracking at the start of every conversion. For most applications, these three SAR2 clocks will meet the tracking requirements.

## Equation 7.1. ADC2 Settling Time Requirements

$$
t=\ln \left(\frac{2^{n}}{S A}\right) \times R_{\text {TOTAL }} C_{S A M P L E}
$$

Where:
$S A$ is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within $1 / 4 \mathrm{LSB}$ )
$t$ is the required settling time in seconds
$R_{\text {TOTAL }}$ is the sum of the ADC2 MUX resistance and any external source resistance.
$n$ is the ADC resolution in bits (8).

Figure 7.3. ADC2 Equivalent Input Circuit

## Differential Mode



## Single-Ended Mode



Note: When the PGA gain is set to $0.5, C_{\text {SAMPLE }}=3 \mathrm{pF}$

Figure 7.4. AMX2CF: AMUX2 Configuration Register


Figure 7.5. AMX2SL: AMUX2 Channel Select Register

SFR Page: 2
SFR Address: $0 x B B$

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - |  | AMX2AD2 | AMX2AD1 | AMX2AD0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bits7-3: UNUSED. Read $=00000 \mathrm{~b}$; Write $=$ don't care.
Bits2-0: AMX2AD2-0: AMX2 Address Bits.
$000-111 \mathrm{~b}$ : ADC Inputs selected per chart below.

|  |  | AMX2AD2-0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|  | 0000 | AIN2.0 | AIN2.1 | AIN2.2 | AIN2.3 | AIN2.4 | AIN2.5 | AIN2.6 | AIN2.7 |
|  | 0001 | $\begin{aligned} & +(\mathrm{AIN} 2.0) \\ & -(\mathrm{AIN} 2.1) \end{aligned}$ |  | AIN2.2 | AIN2.3 | AIN2.4 | AIN2.5 | AIN2.6 | AIN2.7 |
|  | 0010 | AIN2.0 | AIN2.1 | $\begin{aligned} & +(A I N 2.2) \\ & -(A I N 2.3) \end{aligned}$ |  | AIN2.4 | AIN2.5 | AIN2.6 | AIN2.7 |
|  | 0011 | $\begin{gathered} \hline+(A I N 2.0) \\ -(A I N 2.1) \end{gathered}$ |  | $\begin{aligned} & \hline+(\mathrm{AIN} 2.2) \\ & -(\mathrm{AIN} 2.3) \end{aligned}$ |  | AIN2.4 | AIN2.5 | AIN2.6 | AIN2.7 |
|  | 0100 | AIN2.0 | AIN2.1 | AIN2.2 | AIN2.3 | $\begin{aligned} & +(A I N 2.4) \\ & \text {-(AIN2.5) } \end{aligned}$ |  | AIN2.6 | AIN2.7 |
|  | 0101 | $\begin{aligned} & \hline+(A I N 2.0) \\ & -(A I N 2.1) \end{aligned}$ |  | AIN2.2 | AIN2.3 | $\begin{aligned} & \hline+(A I N 2.4) \\ & -(A I N 2.5) \end{aligned}$ |  | AIN2.6 | AIN2.7 |
|  | 0110 | AIN2.0 | AIN2.1 | $\begin{aligned} & \hline+(A I N 2.2) \\ & -(A I N 2.3) \end{aligned}$ |  | $\begin{aligned} & +(\mathrm{AIN} 2.4) \\ & \text {-(AIN2.5) } \end{aligned}$ |  | AIN2.6 | AIN2.7 |
|  | 0111 | $\begin{aligned} & \hline+(\mathrm{AIN} 2.0) \\ & -(\mathrm{AIN} 2.1) \end{aligned}$ |  | $\begin{aligned} & +(\mathrm{AIN} 2.2) \\ & -(\mathrm{AIN} 2.3) \end{aligned}$ |  | $\begin{aligned} & \hline+(\mathrm{AIN} 2.4) \\ & -(\mathrm{AIN} 2.5) \end{aligned}$ |  | AIN2.6 | AIN2.7 |
|  | 1000 | AIN2.0 | AIN2.1 | AIN2.2 | AIN2.3 | AIN2.4 | AIN2.5 | $\begin{aligned} & +(A I N 2.6) \\ & -(A I N 2.7) \end{aligned}$ |  |
|  | 1001 | $\begin{aligned} & \hline+(A I N 2.0) \\ & -(A I N 2.1) \end{aligned}$ |  | AIN2.2 | AIN2.3 | AIN2.4 | AIN2.5 | $\begin{aligned} & +(A I N 2.6) \\ & \hline-(A I N 2.7) \end{aligned}$ |  |
|  | 1010 | AIN2.0 | AIN2.1 | $\begin{aligned} & \hline+(\mathrm{AIN} 2.2) \\ & -(\mathrm{AIN} 2.3) \end{aligned}$ |  | AIN2.4 | AIN2.5 | $\begin{aligned} & +(A I N 2.6) \\ & -(A I N 2.7) \end{aligned}$ |  |
|  | 1011 | $+($ AIN2.0) <br> -(AIN2.1) |  | $\begin{aligned} & \hline+(\mathrm{AIN} 2.2) \\ & -(\mathrm{AIN} 2.3) \end{aligned}$ |  | AIN2.4 | AIN2.5 | $+($ AIN2.6) <br> -(AIN2.7) |  |
|  | 1100 | AIN2.0 | AIN2.1 | AIN2.2 | AIN2.3 | $\begin{aligned} & +(\mathrm{AIN} 2.4) \\ & \text {-(AIN2.5) } \end{aligned}$ |  | $\begin{aligned} & \hline+(A I N 2.6) \\ & \text {-(AIN2.7) } \end{aligned}$ |  |
|  | 1101 | $\begin{aligned} & \hline+(\mathrm{AIN} 2.0) \\ & -(\mathrm{AIN} 2.1) \end{aligned}$ |  | AIN2.2 | AIN2.3 | $\begin{aligned} & +(\mathrm{AIN} 2.4) \\ & \text {-(AIN2.5) } \end{aligned}$ |  | $\begin{aligned} & +(\mathrm{AIN} 2.6) \\ & \text {-(AIN2.7) } \end{aligned}$ |  |
|  | 1110 | AIN2.0 | AIN2.1 | $\begin{aligned} & \hline+(A I N 2.2) \\ & -(A I N 2.3) \end{aligned}$ |  | $\begin{aligned} & \hline+(A I N 2.4) \\ & -(A I N 2.5) \end{aligned}$ |  | $\begin{aligned} & \hline+(A I N 2.6) \\ & -(A I N 2.7) \end{aligned}$ |  |
|  | 1111 | $\begin{aligned} & +(\mathrm{AIN} 2.0) \\ & -(\mathrm{AIN} 2.1) \end{aligned}$ |  | $\begin{aligned} & +(\mathrm{AIN} 2.2) \\ & -(\mathrm{AIN} 2.3) \end{aligned}$ |  | $\begin{aligned} & +(\mathrm{AIN} 2.4) \\ & -(\mathrm{AIN} 2.5) \end{aligned}$ |  | $\begin{aligned} & +(A I N 2.6) \\ & -(A I N 2.7) \end{aligned}$ |  |

Figure 7.6. ADC2CF: ADC2 Configuration Register

```
SFR Page: 2
SFR Address: 0xBC
\begin{tabular}{|c|c|c|c|cccc|c|c}
\multicolumn{1}{c}{\(\mathrm{R} / \mathrm{W}\)} & R/W & R/W & R/W & R/W & R/W & R/W & R/W & Reset Value \\
\hline AD2SC4 & AD2SC3 & AD2SC2 & AD2SC1 & AD2SC0 & - & AMP2GN1 & AMP2GN0 & 11111000
\end{tabular}
```

Bits7-3: AD2SC4-0: ADC2 SAR Conversion Clock Period Bits.
SAR Conversion clock is derived from system clock by the following equation, where $A D 2 S C$ refers to the 5-bit value held in AD2SC4-0, and $C L K_{S A R 2}$ refers to the desired ADC2 SAR clock (Note: the ADC2 SAR Conversion Clock should be less than or equal to 7.5 MHz ).
$A D 2 S C=\frac{S Y S C L K}{C L K_{S A R 2}}-1$
Bit2: $\quad$ UNUSED. Read $=0 b ;$ Write $=$ don't care.
Bits1-0: AMP2GN1-0: ADC2 Internal Amplifier Gain (PGA).
00: Gain $=0.5$
01: Gain $=1$
10: Gain $=2$
11: Gain $=4$

Figure 7.7. ADC2CN: ADC2 Control Register

| SFR Page: <br> SFR Address | $\begin{aligned} & 2 \\ & 0 x E 8 \end{aligned}$ | bit address |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| AD2EN | AD2TM | AD2INT | AD2BUSY | AD2CM2 | AD2CM1 | AD2CM0 | AD2WINT | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bit7: | $\begin{aligned} & \text { AD2EN: AD } \\ & \text { 0: ADC2 Di } \\ & \text { 1: ADC2 En } \end{aligned}$ | 2 Enable bled. ADC led. ADC2 | it. <br> is in low-po is active and |  | wn. <br> ata conv | s. |  |  |
| Bit6: | AD2TM: AD 0: Normal T cess. | 2 Track M ck Mode: | ode Bit. When ADC2 | is enabled | racking is | inuous | s a conve | ion is in pro- |
| Bit5: | 1: Low-pow AD2INT: A <br> This flag mu 0: ADC2 ha 1: ADC2 ha | Track Mo C2 Convers be cleared not comple completed | e: Tracking D ion Complet by software. ed a data con data convers | Defined b e Interrup <br> nversion s sion. | AD2CM2 <br> Flag. <br> ce the last | its (see b <br> this flag | as cleared. |  |
| Bit4: | AD2BUSY: <br> Read: <br> 0: ADC2 Con logic 1 on the <br> 1: ADC2 Con Write: <br> 0: No Effect. <br> 1: Initiates A | DC2 Busy version is falling edg version is i <br> C2 Conve | Bit. <br> mplete or a <br> of AD2BUSY <br> progress. <br> sion if AD2C | conversion SY. $\mathrm{CM} 2-0=0$ | is not curr <br> bb | in prog | AD2INT | set to |
| Bits3-1: | AD2CM2-0: $\mathrm{AD} 2 \mathrm{TM}=0$ : 000: ADC2 001: ADC2 010: ADC2 011: ADC2 c 1xx: ADC2 commanded $\mathrm{AD} 2 \mathrm{TM}=1$ : 000: Tracking sion. <br> 001: Tracking 010: ADC2 t edge. 011: Tracking 1xx: Tracking sion. | ADC2 Start <br> nversion in nversion in nversion in nversion in nversion in onversions) <br> initiated on <br> initiated on acks only <br> initiated on initiated o | of Conversio <br> itiated on every itiated on ove itiated on ris itiated on ove itiated on wr <br> write of ' 1 ' <br> overflow of hen CNVST <br> overflow of write of ' 1 ' | n Mode S <br> ery write of erflow of T ing edge of erflow of T ite of ' 1 ' to <br> to AD2BU <br> Timer 3 and R 2 input is <br> Timer 2 an to AD0BU | lect. <br> ' 1 ' to AD 2 Timer 3. external C imer 2. AD0BUSY <br> SY and last <br> dasts 3 SA logic low; <br> d lasts 3 SA SY and last | USY. <br> VSTR2. <br> (synchroniz <br> 3 SAR2 cl <br> 2 clocks, nversion s <br> 2 clocks, <br> 3 SAR2 cl | with ADC <br> s, followe <br> lowed by s on rising <br> lowed by c s, followe | software- <br> by conver- <br> version. <br> NVSTR2 <br> version. <br> by conver- |
| Bit0: | AD2WINT: <br> This bit must <br> 0: ADC2 Win <br> 1: ADC2 Win | DC2 Wind be cleared dow Comp dow Comp | w Compare y software. arison Data m arison Data m | Interrupt <br> match has n match has o | lag. <br> ot occurred ccurred. | ce this fla | was last cle | ed. |

Figure 7.8. ADC2: ADC2 Data Word Register

| SFR Page: 2 <br> SFR Address: $0 x B E$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: A | ADC2 Data Word. |  |  |  |  |  |  |  |

Figure 7.9. ADC2 Data Word Example

## Single-Ended Example:

8-bit ADC Data Word appears in the ADC2 Data Word Register as follows:
Example: ADC2 Data Word Conversion Map, Single-Ended AIN2.0 Input
(AMX2CF $=0 \times 00 ; \mathrm{AMX} 2 \mathrm{SL}=0 \times 00$ )

| $\begin{aligned} & \text { AIN2.0-AGND } \\ & \text { (Volts) } \\ & \hline \end{aligned}$ | ADC2 |
| :---: | :---: |
| VREF * (255/256) | 0xFF |
| VREF * (128/256) | 0x80 |
| VREF * (64/256) | 0x40 |
| 0 | 0x00 |

Code $=\operatorname{Vin} \times \frac{\text { Gain }}{V R E F} \times 256$

Differential Example:
8-bit ADC Data Word appears in the ADC2 Data Word Register as follows:
Example: ADC2 Data Word Conversion Map, Differential AIN2.0-AIN2.1 Input
$(\mathrm{AMX} 2 \mathrm{CF}=0 \mathrm{x} 01 ; \mathrm{AMX} 2 \mathrm{SL}=0 \mathrm{x} 00)$

| AIN2.0-AIN2.1 <br> (Volts) | ADC2 |
| :---: | :---: |
| VREF $^{*}(127 / 128)$ | $0 \times 7 \mathrm{~F}$ |
| VREF $^{*}(64 / 128)$ | $0 \times 40$ |
| 0 | $0 \times 00$ |
| -VREF $*(64 / 128)$ | $0 \times C 0(-64 d)$ |
| -VREF $*(128 / 128)$ | $0 \times 80(-128 d)$ |

$$
\text { Code }=\operatorname{Vin} \times \frac{\text { Gain }}{2 \times V R E F} \times 256
$$

### 7.3. ADC2 Programmable Window Detector

The ADC2 Programmable Window Detector continuously compares the ADC2 output to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD2WINT in register ADC2CN) can also be used in polled mode. The ADC2 Greater-Than (ADC2GT) and Less-Than (ADC2LT) registers hold the comparison values. Example comparisons for Differential and Single-ended modes are shown in Figure 7.11 and Figure 7.10, respectively. Notice that the window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC2LT and ADC2GT registers.

### 7.3.1. Window Detector In Single-Ended Mode

Figure 7.10 shows two example window comparisons for Single-ended mode, with ADC2LT $=0 \times 20$ and ADC2GT $=0 \times 10$. Notice that in Single-ended mode, the codes vary from 0 to VREF* $(255 / 256)$ and are represented as 8 -bit unsigned integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2) is within the range defined by ADC2GT and ADC2LT (if $0 \times 10<\mathrm{ADC} 2<0 \times 20$ ). In the right example, and AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if $\mathrm{ADC} 2<0 \times 10$ or $\mathrm{ADC} 2>0 \times 20$ ).

Figure 7.10. ADC2 Window Compare Examples, Single-Ended Mode


### 7.3.2. Window Detector In Differential Mode

Figure 7.11 shows two example window comparisons for differential mode, with ADC2LT $=0 \times 10(+16 \mathrm{~d})$ and $\mathrm{ADC} 2 \mathrm{GT}=0 \mathrm{xFF}(-1 \mathrm{~d})$. Notice that in Differential mode, the codes vary from -VREF to VREF* $(127 / 128)$ and are represented as 8 -bit 2 's complement signed integers. In the left example, an AD2WINT interrupt will be generated if the ADC 2 conversion word $(\mathrm{ADC} 2 \mathrm{~L})$ is within the range defined by ADC2GT and ADC2LT (if $0 \times \mathrm{xF}(-1 \mathrm{~d})<\mathrm{ADC} 2$ $<0 x 0 F(16 \mathrm{~d})$ ). In the right example, an AD2WINT interrupt will be generated if ADC 2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 $<0 \times \mathrm{xFF}(-1 \mathrm{~d})$ or $\mathrm{ADC} 2>0 \mathrm{x} 10(+16 \mathrm{~d})$ ).

Figure 7.11. ADC2 Window Compare Examples, Differential Mode


Figure 7.12. ADC2GT: ADC2 Greater-Than Data Byte Register

| $\begin{array}{ll} \text { SFR Page: } & 2 \\ \text { SFR Address: } & 0 \mathrm{xC4} \end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: ADC2 Greater-Than Data Word. |  |  |  |  |  |  |  |  |

Figure 7.13. ADC2LT: ADC2 Less-Than Data Byte Register

| SFR Page: 2 <br> SFR Address: 0xC6 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: ADC2 Less-Than Data Word. |  |  |  |  |  |  |  |  |

## Table 7.1. ADC2 Electrical Characteristics

$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{VREF} 2=2.40 \mathrm{~V}(\mathrm{REFBE}=0)$, PGA gain $=1,-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  | 8 |  |  |
| Resolution |  |  |  | $\pm 1$ | LSB |
| Integral Nonlinearity | Guaranteed Monotonic |  |  | $\pm 1$ | LSB |
| Differential Nonlinearity |  |  | $0.5 \pm 0.3$ |  | LSB |
| Offset Error | Differential mode |  | $-1 \pm 0.2$ |  | LSB |
| Full Scale Error |  |  | TBD |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Offset Temperature Coefficient |  |  |  |  |  |

DYNAMIC PERFORMANCE (10 kHz sine-wave input, 1 dB below Full Scale, 500 ksps

| Signal-to-Noise Plus Distortion |  | TBD | 47 |  | dB |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Total Harmonic Distortion | Up to the $5^{\text {th }}$ harmonic |  | 51 |  | dB |
| Spurious-Free Dynamic Range |  |  | 52 |  | dB |


| CONVERSION RATE |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SAR Clock Frequency |  |  |  | 7.5 | MHz |
| Conversion Time in SAR Clocks |  | 8 |  |  | clocks |
| Track/Hold Acquisition Time |  | 800 |  |  | ns |
| Throughput Rate |  |  |  | 500 | ksps |
| Anser |  |  |  |  |  |

ANALOG INPUTS

| Input Voltage Range |  | 0 |  | VREF | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Capacitance |  |  | 5 |  | pF |

## POWER SPECIFICATIONS

| Power Supply Current (AV+ sup- <br> plied to ADC2) | Operating Mode, 500 ksps |  | 420 | TBD | $\mu \mathrm{A}$ |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Power Supply Rejection |  |  | $\pm 0.3$ |  | $\mathrm{mV} / \mathrm{V}$ |

C8051F120/1/2/3/4/5/6/7

## 8. DACS, 12-BIT VOLTAGE MODE

Each C8051F12x device includes two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of 0 x 000 to 0 xFFF . The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to $1 \mu \mathrm{~A}$ or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F120/2/4/6 devices) or the VREF pin (C8051F121/ $3 / 5 / 7$ devices). Note that the VREF pin on C8051F121/3/5/7 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See Section "9. VOLTAGE REFERENCE (C8051F120/2/4/6)" on page 107 or Section "10. VOLTAGE REFERENCE (C8051F121/3/5/7)" on page 109 for more information on configuring the voltage reference for the DACs.

### 8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.

### 8.1.1. Update Output On-Demand

In its default mode (DAC0CN.[4:3] = '00') the DAC0 output is updated "on-demand" on a write to the high-byte of the DAC0 data register $(\mathrm{DACOH})$. It is important to note that writes to DAC 0 L are held, and have no effect on the DAC0 output until a write to DAC0H takes place. If writing a full 12-bit word to the DAC data registers, the 12-bit data word is written to the low byte $(\mathrm{DAC} 0 \mathrm{~L})$ and high byte $(\mathrm{DACOH})$ data registers. Data is latched into DAC0 after

Figure 8.1. DAC Functional Block Diagram


## C8051F120/1/2/3/4/5/6/7

a write to the corresponding DACOH register, so the write sequence should be DACOL followed by DACOH if the full 12-bit resolution is required. The DAC can be used in 8 -bit mode by initializing DAC0L to the desired value (typically $0 x 00$ ), and writing data to only DAC0H (also see Section 8.2 for information on formatting the 12-bit DAC data word within the 16 -bit SFR space).

### 8.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the DAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the DAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the DAC output. When the DAC0MD bits (DAC0CN.[4:3]) are set to ' 01 ', ' 10 ', or ' 11 ', writes to both DAC data registers (DAC0L and DAC0H) are held until an associated Timer overflow event (Timer 3, Timer 4, or Timer 2, respectively) occurs, at which time the $\mathrm{DACOH}: \mathrm{DACOL}$ contents are copied to the DAC input latches allowing the DAC output to change to the new value.

### 8.2. DAC Output Scaling/Justification

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DAC0H and DAC0L. The three DAC0DF bits (DAC0CN.[2:0]) allow the user to specify one of five data word orientations as shown in the DAC0CN register definition.

DAC 1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 8.1.

Figure 8.2. DAC0H: DAC0 High Byte Register


Figure 8.3. DAC0L: DAC0 Low Byte Register


Figure 8.4. DAC0CN: DAC0 Control Register


Figure 8.5. DAC1H: DAC1 High Byte Register


Figure 8.6. DAC1L: DAC1 Low Byte Register


Figure 8.7. DAC1CN: DAC1 Control Register


## Table 8.1. DAC Electrical Characteristics

$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{VREF}=2.40 \mathrm{~V}$ (REFBE $=0$ ), No Output Load unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE |  |  |  |  |  |
| Resolution |  | 12 |  |  | bits |
| Integral Nonlinearity |  |  | $\pm 1.5$ |  | LSB |
| Differential Nonlinearity |  |  |  | $\pm 1$ | LSB |
| Output Noise | No Output Filter 100 kHz Output Filter 10 kHz Output Filter |  | $\begin{gathered} 250 \\ 128 \\ 41 \end{gathered}$ |  | $\mu \mathrm{Vrms}$ |
| Offset Error | Data Word $=0 \times 014$ |  | $\pm 3$ | $\pm 30$ | mV |
| Offset Tempco |  |  | 6 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Gain Error |  |  | $\pm 20$ | $\pm 60$ | mV |
| Gain-Error Tempco |  |  | 10 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| VDD Power Supply Rejection Ratio |  |  | -60 |  | dB |
| Output Impedance in Shutdown <br> Mode | DACnEN $=0$ |  | 100 |  | $\mathrm{k} \Omega$ |
| Output Sink Current |  |  | 300 |  | $\mu \mathrm{A}$ |
| Output Short-Circuit Current | Data Word $=0 \times \mathrm{FFF}$ |  | 15 |  | mA |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| Voltage Output Slew Rate | Load $=40 \mathrm{pF}$ |  | 0.44 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Output Settling Time to 1/2 LSB | Load $=40 \mathrm{pF}$, Output swing from code 0xFFF to 0x014 |  | 10 |  | $\mu \mathrm{s}$ |
| Output Voltage Swing |  | 0 |  | $\begin{aligned} & \hline \text { VREF- } \\ & \text { 1LSB } \end{aligned}$ | V |
| Startup Time |  |  | 10 |  | $\mu \mathrm{s}$ |
| ANALOG OUTPUTS |  |  |  |  |  |
| Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.01 \mathrm{~mA}$ to 0.3 mA at code 0 xFFF |  | 60 |  | ppm |
| POWER CONSUMPTION (each DAC) |  |  |  |  |  |
| Power Supply Current (AV+ supplied to DAC) | Data Word $=0 \times 7 \mathrm{FF}$ |  | 110 | 400 | $\mu \mathrm{A}$ |

C8051F120/1/2/3/4/5/6/7

## Notes

## 9. VOLTAGE REFERENCE (C8051F120/2/4/6)

The voltage reference circuit offers full flexibility in operating the ADC and DAC modules. Three voltage reference input pins allow each ADC and the two DACs to reference an external voltage reference or the on-chip voltage reference output. ADC 0 may also reference the DAC 0 output internally, and ADC 2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 9.1.

The internal voltage reference circuit consists of a $1.2 \mathrm{~V}, 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (typical) bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins shown in Figure 9.1. The maximum load seen by the VREF pin must be less than $200 \mu \mathrm{~A}$ to AGND. Bypass capacitors of $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$ are recommended from the VREF pin to AGND, as shown in Figure 9.1.

The Reference Control Register, REF0CN (defined in Figure 9.2) enables/disables the internal reference generator and selects the reference inputs for ADC 0 and $\mathrm{ADC2}$. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than $1 \mu \mathrm{~A}$ (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0 . Note that the BIASE bit must be set to logic 1 if either DAC or ADC is used, regardless of whether the voltage reference is derived from the on-chip reference or supplied by an off-chip source. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 9.1.

Figure 9.1. Voltage Reference Functional Block Diagram


## C8051F120/1/2/3/4/5/6/7

The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 49 for C8051F120/1/4/5 devices, or Section "6.1. Analog Multiplexer and PGA" on page 67 for C8051F122/3/6/7 devices). The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in undefined data.

Figure 9.2. REF0CN: Reference Control Register

| SFR Page: SFR Address: | $\begin{aligned} & 0 \\ & 0 \times D 1 \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { Reset Value } \\ & 00000000 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| - | - | - | AD0VRS | AD2VRS | TEMPE | BIASE | REFBE |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 Bit0 |  |  |
| Bits7-5: <br> Bit4: | UNUSED. Read $=000 \mathrm{~b}$; Write $=$ don't care. AD0VRS: ADC0 Voltage Reference Select. <br> 0 : ADC0 voltage reference from VREF0 pin. <br> 1: ADC 0 voltage reference from DAC0 output. |  |  |  |  |  |  |  |
| Bit3: | $\begin{aligned} & \text { AD2VRS } \\ & 0: \mathrm{ADC} 2 \\ & \text { 1: ADC2 } \end{aligned}$ | Volt refe refe | Reference <br> from VRE <br> from AV+ | lect. 2 pin. |  |  |  |  |
| Bit2: | TEMPE: <br> 0: Internal <br> 1: Internal | ature <br> ratur ratur | or Enable sor Off. nsor On. | it. |  |  |  |  |
| Bit1: | BIASE: A <br> 0: Interna <br> 1: Interna |  | enerator E <br> Off. <br> On. | ble Bit. (M | t be ' 1 ' if | ng ADC | DAC). |  |
| Bit0: | REFBE: I <br> 0 : Internal <br> 1: Interna | Refe nce nce | Buffer En Off. <br> On. Inter | ble Bit. <br> voltage r | ence is | n on the | EF pin. |  |

Table 9.1. Voltage Reference Electrical Characteristics
$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL REFERENCE (REFBE = 1) |  |  |  |  |  |
| Output Voltage | $25^{\circ} \mathrm{C}$ ambient | 2.36 | 2.43 | 2.48 | V |
| VREF Short-Circuit Current |  |  |  | 30 | mA |
| VREF Temperature Coefficient |  |  | 15 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Load Regulation | Load $=0$ to $200 \mu \mathrm{~A}$ to AGND |  | 0.5 |  | ppm/ $\mu \mathrm{A}$ |
| VREF Turn-on Time 1 | $4.7 \mu \mathrm{~F}$ tantalum, $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 2 |  | ms |
| VREF Turn-on Time 2 | $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 20 |  | $\mu \mathrm{s}$ |
| VREF Turn-on Time 3 | no bypass cap |  | 10 |  | $\mu \mathrm{s}$ |
| EXTERNAL REFERENCE (REFBE = 0) |  |  |  |  |  |
| Input Voltage Range |  | 1.00 |  | $\begin{gathered} (\mathrm{AV}+)- \\ 0.3 \end{gathered}$ | V |
| Input Current |  |  | 0 | 1 | $\mu \mathrm{A}$ |

## 10. VOLTAGE REFERENCE (C8051F121/3/5/7)

The internal voltage reference circuit consists of a $1.2 \mathrm{~V}, 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (typical) bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREFA input pin shown in Figure 10.1. The maximum load seen by the VREF pin must be less than $200 \mu \mathrm{~A}$ to AGND. Bypass capacitors of $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$ are recommended from the VREF pin to AGND, as shown in Figure 10.1.

The VREFA pin provides a voltage reference input for ADC 0 and ADC 2 . ADC 0 may also reference the DAC0 output internally, and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register, REF0CN (defined in Figure 10.2) enables/disables the internal reference generator and selects the reference inputs for ADC 0 and ADC 2 . The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than $1 \mu \mathrm{~A}$ (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to 1 (this includes any time a DAC is used). If the internal reference is not used, REFBE may be set to logic 0 . Note that the BIASE bit must be set to logic 1 if either ADC is used, regardless of whether the voltage reference is derived from the on-chip reference or supplied by an off-chip source. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 10.1.

Figure 10.1. Voltage Reference Functional Block Diagram


## C8051F120/1/2/3/4/5/6/7

The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 49 for C8051F120/1/4/5 devices, or Section "6.1. Analog Multiplexer and PGA" on page 67 for C8051F122/3/6/7 devices). The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in undefined data.

Figure 10.2. REF0CN: Reference Control Register


Table 10.1. Voltage Reference Electrical Characteristics
$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL REFERENCE (REFBE = 1) |  |  |  |  |  |
| Output Voltage | $25^{\circ} \mathrm{C}$ ambient | 2.36 | 2.43 | 2.48 | V |
| VREF Short-Circuit Current |  |  |  | 30 | mA |
| VREF Temperature Coefficient |  |  | 15 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Load Regulation | Load $=0$ to $200 \mu \mathrm{~A}$ to AGND |  | 0.5 |  | ppm/ $\mu \mathrm{A}$ |
| VREF Turn-on Time 1 | $4.7 \mu \mathrm{~F}$ tantalum, $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 2 |  | ms |
| VREF Turn-on Time 2 | $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 20 |  | $\mu \mathrm{s}$ |
| VREF Turn-on Time 3 | no bypass cap |  | 10 |  | $\mu \mathrm{s}$ |
| EXTERNAL REFERENCE (REFBE = 0) |  |  |  |  |  |
| Input Voltage Range |  | 1.00 |  | $\begin{gathered} (\mathrm{AV}+)- \\ 0.3 \end{gathered}$ | V |
| Input Current |  |  | 0 | 1 | $\mu \mathrm{A}$ |

## 11. COMPARATORS

C8051F120/1/2/3/4/5/6/7 devices include two on-chip programmable voltage comparators as shown in Figure 11.1. The inputs of each Comparator are available at dedicated pins. The output of each comparator is optionally available at the package pins via the I/O crossbar. When assigned to package pins, each comparator output can be programmed to operate in open drain or push-pull modes. See Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217 for Crossbar and port initialization details.

Figure 11.1. Comparator Functional Block Diagram


## C8051F120/1/2/3/4/5/6/7

Comparator interrupts can be generated on rising-edge and/or falling-edge output transitions. (For interrupt enable and priority control, see Section "12.7. Interrupt Handler" on page 146). The CP0FIF flag is set upon a Comparator0 falling-edge interrupt, and the CP0RIF flag is set upon the Comparator0 rising-edge interrupt. Once set, these bits remain set until cleared by software. The Output State of Comparator0 can be obtained at any time by reading the CP0OUT bit. Comparator0 is enabled by setting the CP0EN bit to logic 1 , and is disabled by clearing this bit to logic 0 . Comparator0 can also be programmed as a reset source; for details, see Section "14.5. Comparator0 Reset" on page 169.

Note that after being enabled, there is a Power-Up time (listed in Table 11.1) during which the comparator outputs stabilize. The states of the Rising-Edge and Falling-Edge flags are indeterminant after comparator Power-Up and should be explicitly cleared before the comparator interrupts are enabled or the comparators are configured as a reset source.

Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see Figure 11.4). Selecting a longer response time reduces the amount of current consumed by Comparator0. See Table 11.1 for complete timing and current consumption specifications.

The hysteresis of each comparator is software-programmable via its respective Comparator control register (CPT0CN and CPT1CN for Comparator0 and Comparator1, respectively). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage. The output of the comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, its interrupt capability is suspended and its supply current falls to less than 100 nA . Comparator inputs can be externally driven from -0.25 V to $(\mathrm{AV}+)+0.25 \mathrm{~V}$ without damage or upset.

Comparator0 hysteresis is programmed using bits 3-0 in the Comparator0 Control Register CPT0CN (shown in Figure 11.3). The amount of negative hysteresis voltage is determined by the settings of the CPOHYN bits. As shown in Figure 11.3, the negative hysteresis can be programmed to three different settings, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.

The operation of Comparator1 is identical to that of Comparator0, though Comparator1 may not be configured as a reset source. Comparator1 is controlled by the CPT1CN Register (Figure 11.5) and the CPT1MD Register (Figure 11.6). The complete electrical specifications for the Comparators are given in Table 11.1.

Figure 11.2. Comparator Hysteresis Plot


Figure 11.3. CPT0CN: Comparator0 Control Register

| SFR Page: SFR Address: R/W | $\text { s: }{ }_{0 \times 88}$ | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP0EN | CP00UT | CP0RIF | CP0FIF | CP0HYP1 | CP0HYP0 | CP0HYN1 | CP0HYN0 |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bit7: | CP0EN: Comparator0 Enable Bit. <br> 0: Comparator0 Disabled. <br> 1: Comparator0 Enabled. |  |  |  |  |  |  |  |
| Bit6: | CP0OUT: Comparator0 Output State Flag. <br> 0 : Voltage on $\mathrm{CP} 0+<\mathrm{CP} 0-$. <br> 1: Voltage on CP0 $+>$ CP0- |  |  |  |  |  |  |  |
| Bit5: | CPORIF: Comparator0 Rising-Edge Flag. <br> 0: No Comparator0 Rising Edge has occurred since this flag was last cleared. <br> 1: Comparator0 Rising Edge has occurred. |  |  |  |  |  |  |  |
| Bit4: | CP0FIF: Comparator0 Falling-Edge Flag. <br> 0 : No Comparator0 Falling-Edge has occurred since this flag was last cleared. <br> 1: Comparator0 Falling-Edge has occurred. |  |  |  |  |  |  |  |
| Bits3-2: | CP0HYP1-0: 00: Positive 01: Positive 10: Positive 11: Positive H | Comparato steresis D steresis $=$ steresis $=$ steresis $=$ | Positive bled. mV . mV . mV . | ysteresis Co | trol Bits. |  |  |  |
| Bits1-0: | CPOHYN1-0: 00: Negative 01: Negative 10: Negative 11: Negative | Comparato ysteresis ysteresis ysteresis ysteresis | Negative abled. <br> mV . <br> 0 mV . <br> 5 mV . | Hysteresis C | ontrol Bits. |  |  |  |

Figure 11.4. CPT0MD: Comparator0 Mode Selection Register


Figure 11.5. CPT1CN: Comparator1 Control Register

| SFR Page: SFR Address: | $\stackrel{2}{\text { s: }} 0$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| CP1EN | CP1OUT | CP1RIF | CP1FIF | CP1HYP1 | CP1HYP0 | CP1HYN1 | CP1HYN0 | 00000000 |
| Bit 7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bit7: | CP1EN: Comparatorl Enable Bit. <br> 0 : Comparatorl Disabled. <br> 1: Comparator1 Enabled. |  |  |  |  |  |  |  |
| Bit6: | CP1OUT: Comparator1 Output State Flag. <br> 0 : Voltage on CP1 $+<$ CP1- |  |  |  |  |  |  |  |
| Bit5: | 0 : No Comparator 1 Rising Edge has occurred since this flag was last cleared. <br> 1: Comparator1 Rising Edge has occurred. |  |  |  |  |  |  |  |
| Bit4: | 0: No Comparator1 Falling-Edge has occurred since this flag was last cleared. 1: Comparatorl Falling-Edge Interrupt has occurred. |  |  |  |  |  |  |  |
| Bits3-2: | CP1HYP1-0: 00: Positive 01: Positive H 10: Positive H 11: Positive H | omparato steresis D steresis = steresis steresis $=$ | Positive bled. <br> mV . <br> mV . <br> mV . | ysteresis Con | trol Bits. |  |  |  |
| Bits1-0: | CP1HYN1-0 <br> 00: Negative <br> 01: Negative <br> 10: Negative <br> 11: Negative | Comparato ysteresis ysteresis ysteresis ysteresis | Negative abled. <br> mV . <br> 0 mV . <br> 5 mV . | Hysteresis | ntrol Bits. |  |  |  |

Figure 11.6. CPT1MD: Comparator1 Mode Selection Register


## C8051F120/1/2/3/4/5/6/7

Table 11.1. Comparator Electrical Characteristics
$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Response Time: | CPn+ - CPn- = 100 mV |  | 100 |  | ns |
| Mode 0, $\mathrm{Vcm}^{\dagger}=1.5 \mathrm{~V}$ | $\mathrm{CPn}+-\mathrm{CPn}-=-100 \mathrm{mV}$ |  | 250 |  | ns |
| Response Time: | CPn+ - CPn- = 100 mV |  | 175 |  | ns |
| Mode 1, $\mathrm{Vcm}^{\dagger}=1.5 \mathrm{~V}$ | $\mathrm{CPn}+-\mathrm{CPn}-=-100 \mathrm{mV}$ |  | 500 |  | ns |
| Response Time: | CPn+ - CPn- = 100 mV |  | 320 |  | ns |
| Mode 2, $\mathrm{Vcm}^{\dagger}=1.5 \mathrm{~V}$ | $\mathrm{CPn}+-\mathrm{CPn}-=-100 \mathrm{mV}$ |  | 1100 |  | ns |
| Response Time: | CPn+ - CPn- = 100 mV |  | 1050 |  | ns |
| Mode 3, $\mathrm{Vcm}^{\dagger}=1.5 \mathrm{~V}$ | $\mathrm{CPn}+-\mathrm{CPn}-=-100 \mathrm{mV}$ |  | 5200 |  | ns |
| Common-Mode Rejection Ratio |  |  | 1.5 | 4 | $\mathrm{mV} / \mathrm{V}$ |
| Positive Hysteresis 1 | CPnHYP1-0 $=00$ |  | 0 | 1 | mV |
| Positive Hysteresis 2 | CPnHYP1-0 $=01$ | 2 | 4.5 | 7 | mV |
| Positive Hysteresis 3 | CPnHYP1-0 $=10$ | 4 | 9 | 13 | mV |
| Positive Hysteresis 4 | CPnHYP1-0 $=11$ | 10 | 17 | 25 | mV |
| Negative Hysteresis 1 | CPnHYN1-0 = 00 |  | 0 | 1 | mV |
| Negative Hysteresis 2 | CPnHYN1-0 = 01 | 2 | 4.5 | 7 | mV |
| Negative Hysteresis 3 | CPnHYN1-0 = 10 | 4 | 9 | 13 | mV |
| Negative Hysteresis 4 | CPnHYN1-0 = 11 | 10 | 17 | 25 | mV |
| Inverting or Non-Inverting Input Voltage Range |  | -0.25 |  | $\begin{aligned} & \hline(\mathrm{AV}+) \\ & +0.25 \end{aligned}$ | V |
| Input Capacitance |  |  | 7 |  | pF |
| Input Bias Current |  | -5 | 0.001 | +5 | nA |
| Input Offset Voltage |  | -10 |  | +10 | mV |
| POWER SUPPLY |  |  |  |  |  |
| Power-up Time | CPnEN from 0 to 1 |  | 20 |  | $\mu \mathrm{s}$ |
| Power Supply Rejection |  |  | 0.1 | 1 | $\mathrm{mV} / \mathrm{V}$ |
| Supply Current at DC (each comparator) | Mode 0 |  | 7.6 |  | $\mu \mathrm{A}$ |
|  | Mode 1 |  | 3.2 |  | $\mu \mathrm{A}$ |
|  | Mode 2 |  | 1.3 |  | $\mu \mathrm{A}$ |
|  | Mode 3 |  | 0.4 |  | $\mu \mathrm{A}$ |

${ }^{\dagger} \mathrm{V}_{\mathrm{CM}}$ is the common-mode voltage on $\mathrm{CPn}+$ and $\mathrm{CPn}-$.

## 12. CIP-51 MICROCONTROLLER

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51 ${ }^{\text {TM }}$ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051 . Included are five 16 -bit counter/timers (see description in Section 24), two full-duplex UARTs (see description in Section 22 and Section 23), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 12.2.6), and 8/4 byte-wide I/O Ports (see description in Section 19). The CIP-51 also includes on-chip debug hardware (see description in Section 26), and interfaces directly with the MCU's analog and digital subsystems providing a complete data acquisition or controlsystem solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 12.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 100 or 50 MIPS Peak Using the On-Chip PLL
- 256 Bytes of Internal RAM
- 8/4 Byte-Wide I/O Ports
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security

Figure 12.1. CIP-51 Block Diagram


## Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz . By contrast, the CIP-51 core executes $70 \%$ of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's system clock running at 100 MHz , it has a peak throughput of 100 MIPS . The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

| Clocks to Execute | 1 | 2 | $2 / 3$ | 3 | $3 / 4$ | 4 | $4 / 5$ | 5 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of Instructions | 26 | 50 | 5 | 14 | 7 | 3 | 1 | 2 | 1 |

## Programming and Debugging Support

A JTAG-based serial interface is provided for in-system programming of the FLASH program memory and communication with on-chip debug support logic. The re-programmable FLASH can also be read and changed by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for nonvolatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watch points, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debug is completely non-intrusive and non-invasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via its JTAG interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

### 12.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51 ${ }^{\text {TM }}$ instruction set; standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51 ${ }^{\mathrm{TM}}$ counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

### 12.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP- 51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 12.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

### 12.1.2. MOVX Instruction and Program Memory

In the CIP-51, the MOVX instruction serves three purposes: accessing on-chip XRAM, accessing off-chip XRAM, and accessing on-chip program FLASH memory. The FLASH access feature provides a mechanism for user software to update program code and use the program memory space for non-volatile data storage (see Section "16. FLASH

MEMORY" on page 185). The External Memory Interface provides a fast access to off-chip XRAM (or memorymapped peripherals) via the MOVX instruction. Refer to Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for details.

Table 12.1. CIP-51 Instruction Set Summary

| Mnemonic | Description | Bytes | Clock <br> Cycles |
| :---: | :---: | :---: | :---: |
| ARITHMETIC OPERATIONS |  |  |  |
| ADD A, Rn | Add register to A | 1 | 1 |
| ADD A, direct | Add direct byte to A | 2 | 2 |
| ADD A, @Ri | Add indirect RAM to A | 1 | 2 |
| ADD A, \#data | Add immediate to A | 2 | 2 |
| ADDC A, Rn | Add register to A with carry | 1 | 1 |
| ADDC A, direct | Add direct byte to A with carry | 2 | 2 |
| ADDC A, @Ri | Add indirect RAM to A with carry | 1 | 2 |
| ADDC A, \#data | Add immediate to A with carry | 2 | 2 |
| SUBB A, Rn | Subtract register from A with borrow | 1 | 1 |
| SUBB A, direct | Subtract direct byte from A with borrow | 2 | 2 |
| SUBB A, @Ri | Subtract indirect RAM from A with borrow | 1 | 2 |
| SUBB A, \#data | Subtract immediate from A with borrow | 2 | 2 |
| INC A | Increment A | 1 | 1 |
| INC Rn | Increment register | 1 | 1 |
| INC direct | Increment direct byte | 2 | 2 |
| INC@Ri | Increment indirect RAM | 1 | 2 |
| DEC A | Decrement A | 1 | 1 |
| DEC Rn | Decrement register | 1 | 1 |
| DEC direct | Decrement direct byte | 2 | 2 |
| DEC @ Ri | Decrement indirect RAM | 1 | 2 |
| INC DPTR | Increment Data Pointer | 1 | 1 |
| MUL AB | Multiply A and B | 1 | 4 |
| DIV AB | Divide A by B | 1 | 8 |
| DA A | Decimal adjust A | 1 | 1 |
| LOGICAL OPERATIONS |  |  |  |
| ANL A, Rn | AND Register to A | 1 | 1 |
| ANL A, direct | AND direct byte to A | 2 | 2 |
| ANL A, @Ri | AND indirect RAM to A | 1 | 2 |
| ANL A, \#data | AND immediate to A | 2 | 2 |
| ANL direct, A | AND A to direct byte | 2 | 2 |
| ANL direct, \#data | AND immediate to direct byte | 3 | 3 |
| ORL A, Rn | OR Register to A | 1 | 1 |
| ORL A, direct | OR direct byte to A | 2 | 2 |
| ORL A, @Ri | OR indirect RAM to A | 1 | 2 |
| ORL A, \#data | OR immediate to A | 2 | 2 |
| ORL direct, A | OR A to direct byte | 2 | 2 |
| ORL direct, \#data | OR immediate to direct byte | 3 | 3 |
| XRL A, Rn | Exclusive-OR Register to A | 1 | 1 |
| XRL A, direct | Exclusive-OR direct byte to A | 2 | 2 |
| XRL A, @Ri | Exclusive-OR indirect RAM to A | 1 | 2 |

## C8051F120/1/2/3/4/5/6/7

Table 12.1. CIP-51 Instruction Set Summary

| Mnemonic | Description | Bytes | Clock Cycles |
| :---: | :---: | :---: | :---: |
| XRL A, \#data | Exclusive-OR immediate to A | 2 | 2 |
| XRL direct, A | Exclusive-OR A to direct byte | 2 | 2 |
| XRL direct, \#data | Exclusive-OR immediate to direct byte | 3 | 3 |
| CLR A | Clear A | 1 | 1 |
| CPL A | Complement A | 1 | 1 |
| RL A | Rotate A left | 1 | 1 |
| RLC A | Rotate A left through Carry | 1 | 1 |
| RR A | Rotate A right | 1 | 1 |
| RRC A | Rotate A right through Carry | 1 | 1 |
| SWAP A | Swap nibbles of A | 1 | 1 |
| DATA TRANSFER |  |  |  |
| MOV A, Rn | Move Register to A | 1 | 1 |
| MOV A, direct | Move direct byte to A | 2 | 2 |
| MOV A, @Ri | Move indirect RAM to A | 1 | 2 |
| MOV A, \#data | Move immediate to A | 2 | 2 |
| MOV Rn, A | Move A to Register | 1 | 1 |
| MOV Rn, direct | Move direct byte to Register | 2 | 2 |
| MOV Rn, \#data | Move immediate to Register | 2 | 2 |
| MOV direct, A | Move A to direct byte | 2 | 2 |
| MOV direct, Rn | Move Register to direct byte | 2 | 2 |
| MOV direct, direct | Move direct byte to direct byte | 3 | 3 |
| MOV direct, @Ri | Move indirect RAM to direct byte | 2 | 2 |
| MOV direct, \#data | Move immediate to direct byte | 3 | 3 |
| MOV@Ri, A | Move A to indirect RAM | 1 | 2 |
| MOV@Ri, direct | Move direct byte to indirect RAM | 2 | 2 |
| MOV @Ri, \#data | Move immediate to indirect RAM | 2 | 2 |
| MOV DPTR, \#data16 | Load DPTR with 16-bit constant | 3 | 3 |
| MOVC A, @A+DPTR | Move code byte relative DPTR to A | 1 | 3 |
| MOVC A, @A+PC | Move code byte relative PC to A | 1 | 3 |
| MOVX A, @Ri | Move external data (8-bit address) to A | 1 | 3 |
| MOVX@Ri, A | Move A to external data (8-bit address) | 1 | 3 |
| MOVX A, @DPTR | Move external data (16-bit address) to A | 1 | 3 |
| MOVX@DPTR, A | Move A to external data (16-bit address) | 1 | 3 |
| PUSH direct | Push direct byte onto stack | 2 | 2 |
| POP direct | Pop direct byte from stack | 2 | 2 |
| XCH A, Rn | Exchange Register with A | 1 | 1 |
| XCH A, direct | Exchange direct byte with A | 2 | 2 |
| XCH A, @Ri | Exchange indirect RAM with A | 1 | 2 |
| XCHD A, @Ri | Exchange low nibble of indirect RAM with A | 1 | 2 |
| BOOLEAN MANIPULATION |  |  |  |
| CLR C | Clear Carry | 1 | 1 |
| CLR bit | Clear direct bit | 2 | 2 |
| SETB C | Set Carry | 1 | 1 |
| SETB bit | Set direct bit | 2 | 2 |
| CPL C | Complement Carry | 1 | 1 |

Table 12.1. CIP-51 Instruction Set Summary

| Mnemonic | Description | Bytes | Clock Cycles |
| :---: | :---: | :---: | :---: |
| CPL bit | Complement direct bit | 2 | 2 |
| ANL C, bit | AND direct bit to Carry | 2 | 2 |
| ANL C, /bit | AND complement of direct bit to Carry | 2 | 2 |
| ORL C, bit | OR direct bit to carry | 2 | 2 |
| ORL C, /bit | OR complement of direct bit to Carry | 2 | 2 |
| MOV C, bit | Move direct bit to Carry | 2 | 2 |
| MOV bit, C | Move Carry to direct bit | 2 | 2 |
| JC rel | Jump if Carry is set | 2 | 2/3 |
| JNC rel | Jump if Carry is not set | 2 | 2/3 |
| JB bit, rel | Jump if direct bit is set | 3 | 3/4 |
| JNB bit, rel | Jump if direct bit is not set | 3 | 3/4 |
| JBC bit, rel | Jump if direct bit is set and clear bit | 3 | 3/4 |
| PROGRAM BRANCHING |  |  |  |
| ACALL addr 11 | Absolute subroutine call | 2 | 3 |
| LCALL addr16 | Long subroutine call | 3 | 4 |
| RET | Return from subroutine | 1 | 5 |
| RETI | Return from interrupt | 1 | 5 |
| AJMP addr11 | Absolute jump | 2 | 3 |
| LJMP addr 16 | Long jump | 3 | 4 |
| SJMP rel | Short jump (relative address) | 2 | 3 |
| JMP @A+DPTR | Jump indirect relative to DPTR | 1 | 3 |
| JZ rel | Jump if A equals zero | 2 | 2/3 |
| JNZ rel | Jump if A does not equal zero | 2 | 2/3 |
| CJNE A, direct, rel | Compare direct byte to A and jump if not equal | 3 | 3/4 |
| CJNE A, \#data, rel | Compare immediate to A and jump if not equal | 3 | 3/4 |
| CJNE Rn, \#data, rel | Compare immediate to Register and jump if not equal | 3 | 3/4 |
| CJNE @Ri, \#data, rel | Compare immediate to indirect and jump if not equal | 3 | 4/5 |
| DJNZ Rn, rel | Decrement Register and jump if not zero | 2 | 2/3 |
| DJNZ direct, rel | Decrement direct byte and jump if not zero | 3 | 3/4 |
| NOP | No operation | 1 | 1 |

## Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.
@Ri - Data RAM location addressed indirectly through R0 or R1.
rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.
direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).
\#data - 8-bit constant
\#data16-16-bit constant
bit - Direct-accessed bit in Data RAM or SFR
addr11-11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.
addr16-16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64Kbyte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP.
All mnemonics copyrighted © Intel Corporation 1980.

### 12.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 128 k bytes of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 12.2.

Figure 12.2. Memory Map


EXTERNAL DATA ADDRESS SPACE


### 12.2.1. Program Memory

The CIP-51 has a 128k byte program memory space. The MCU implements 131072 bytes of this program memory space as in-system re-programmable FLASH memory in four 32k byte code banks. A common code bank (Bank 0) of 32 k bytes is always accessible from addresses 0 x 0000 to 0 x 7 FFF . The three upper code banks (Bank 1, Bank 2, and Bank 3) are each mapped to addresses 0 x 8000 to 0 xFFFF , depending on the selection of bits in the PSBANK register, as described in Figure 12.3. The IFBANK bits select which of the upper banks are used for code execution, while the COBANK bits select the bank to be used for direct writes and reads of the FLASH memory. Note: 1024 bytes of the memory in Bank 3 ( $0 \times 1$ FC00 to $0 \times 1$ FFFF) are reserved and are not available for user program or data storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "16. FLASH MEMORY" on page 185 for further details.

Figure 12.3. PSBANK: Program Space Bank Select Register


Figure 12.4. Address Memory Map for Instruction Fetches

| Internal <br> Address | IFBANK = 0 | IFBANK = 1 | IFBANK = 2 | IFBANK = 3 |
| :--- | :---: | :---: | :---: | :---: |
| 0xFFFF |  |  |  |  |
|  | Bank 0 | Bank 1 | Bank 2 | Bank 3 |
| 0x8000 |  |  |  |  |
| 0x7FFF |  |  | Bank 0 | Bank 0 |
|  | Bank 0 | Bank 0 |  |  |

### 12.2.2. Data Memory

The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from $0 x 00$ through $0 x F F$. The lower 128 bytes of data memory are used for general purpose registers and memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations $0 \times 00$ through $0 \times 1 \mathrm{~F}$ are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations $0 \times 20$ through $0 \times 2 \mathrm{~F}$, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above $0 \times 7 \mathrm{~F}$ determines whether the CPU accesses the upper 128 bytes of data memory space or the SFR's. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above $0 \times 7 \mathrm{~F}$ access the upper 128 bytes of data memory. Figure 12.2 illustrates the data memory organization of the CIP-51.

### 12.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations $0 \times 00$ through $0 \times 1 \mathrm{~F}$, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 12.18). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

### 12.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at $0 \times 20$ through $0 \times 2 \mathrm{~F}$ are also accessible as 128 individually addressable bits. Each bit has a bit address from $0 \times 00$ to $0 \times 7 \mathrm{~F}$. Bit 0 of the byte at $0 \times 20$ has bit address $0 \times 00$ while bit 7 of the byte at $0 \times 20$ has bit address $0 \times 07$. Bit 7 of the byte at $0 \times 2 \mathrm{~F}$ has bit address 0 x 7 F . A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51 ${ }^{\mathrm{TM}}$ assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

```
MOV C, 22.3h
```

moves the Boolean value at $0 \times 13$ (bit 3 of the byte at location $0 \times 22$ ) into the Carry flag.

### 12.2.5. Stack

A programmer's stack can be located anywhere in the 256 byte data memory. The stack area is designated using the Stack Pointer (SP, address 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at $\mathrm{SP}+1$ and then SP is incremented. A reset initializes the stack pointer to location $0 x 07$; therefore, the first value pushed on the stack is placed at location $0 \times 08$, which is also the first register (R0) of register bank 1 . Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record which is accessed by the debug logic. The stack record is a 32-bit shift register, where each PUSH or increment SP pushes one record bit onto the register, and each CALL pushes two record bits onto the register. (A POP or decrement SP pops one record bit, and a RET pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the debug software even with the MCU running at speed.

## C8051F120/1/2/3/4/5/6/7

### 12.2.6. Special Function Registers

The direct-access data memory locations from $0 x 80$ to $0 x F F$ constitute the special function registers (SFR's). The SFR's provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFR's found in a typical 8051 implementation as well as implementing additional SFR's used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51 ${ }^{\text {TM }}$ instruction set. Table 12.2 lists the SFR's implemented in the CIP-51 System Controller.

The SFR registers are accessed whenever the direct addressing mode is used to access memory locations from $0 x 80$ to $0 x F F$. SFR's with addresses ending in $0 x 0$ or $0 x 8$ (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFR's are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 12.3, for a detailed description of each register.

### 12.2.6.1.SFR Paging

The CIP-51 features $S F R$ paging, allowing the device to map many SFR's into the $0 \times 80$ to 0 xFF memory address space. The SFR memory space has 256 pages. In this way, each memory location from $0 \times 80$ to $0 \times F F$ can access up to 256 SFR's. The C8051F12x family of devices utilizes five SFR pages: $0,1,2,3$, and F. SFR pages are selected using the Special Function Register Page Selection register, SFRPAGE (see Figure 12.12). The procedure for reading and writing an SFR is as follows:

1. Select the appropriate SFR page number using the SFRPAGE register.
2. Use direct accessing mode to read or write the special function register (MOV instruction).

### 12.2.6.2. Interrupts and SFR Paging

When an interrupt occurs, the SFR Page Register will automatically switch to the SFR page containing the flag bit that caused the interrupt. The automatic SFR Page switch function conveniently removes the burden of switching SFR pages from the interrupt service routine. Upon execution of the RETI instruction, the SFR page is automatically restored to the SFR Page in use prior to the interrupt. This is accomplished via a three-byte SFR Page Stack. The top byte of the stack is SFRPAGE, the current SFR Page. The second byte of the SFR Page Stack is SFRNEXT. The third, or bottom byte of the SFR Page Stack is SFRLAST. On interrupt, the current SFRPAGE value is pushed to the SFRNEXT byte, and the value of SFRNEXT is pushed to SFRLAST. Hardware then loads SFRPAGE with the SFR Page containing the flag bit associated with the interrupt. On a return from interrupt, the SFR Page Stack is popped resulting in the value of SFRNEXT returning to the SFRPAGE register, thereby restoring the SFR page context without software intervention. The value in SFRLAST ( $0 x 00$ if there is no SFR Page value in the bottom of the stack) of the stack is placed in SFRNEXT register. If desired, the values stored in SFRNEXT and SFRLAST may be modified during an interrupt, enabling the CPU to return to a different SFR Page upon execution of the RETI instruction (on interrupt exit). Modifying registers in the SFR Page Stack does not cause a push or pop of the stack. Only interrupt calls and returns will cause push/pop operations on the SFR Page Stack.

## Figure 12.5. SFR Page Stack



Automatic hardware switching of the SFR Page on interrupts may be enabled or disabled as desired using the SFR Automatic Page Control Enable Bit located in the SFR Page Control Register (SFRPGCN). This function defaults to 'enabled' upon reset. In this way, the autoswitching function will be enabled unless disabled in software.

A summary of the SFR locations (address and SFR page) is provided in Table 12.2. in the form of an SFR memory map. Each memory location in the map has an SFR page row, denoting the page in which that SFR resides. Note that certain SFR's are accessible from ALL SFR pages, and are denoted by the "(ALL PAGES)" designation. For example, the Port I/O registers P0, P1, P2, and P3 all have the "(ALL PAGES)" designation, indicating these SFR's are accessible from all SFR pages regardless of the SFRPAGE register value.

### 12.2.6.3.SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts.
In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR "P5", located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 10-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to high priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to low priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE $=0 \mathrm{x} 0 \mathrm{~F}$ ). See Figure 12.6 below.

Figure 12.6. SFR Page Stack While Using SFR Page 0x0F To Access Port 5
SFR Page
Stack SFR's


While CIP-51 executes in-line code (writing values to Port 5 in this example), ADC2 Window Comparator Interrupt occurs. The CIP-51 vectors to the ADC2 Window Comparator ISR and pushes the current SFR Page value (SFR Page 0x0F) into SFRNEXT in the SFR Page Stack. The SFR page needed to access ADC2's SFR's is then automatically placed in the SFRPAGE register (SFR Page 0x02). SFRPAGE is considered the "top" of the SFR Page Stack. Software can now access the ADC2 SFR's. Software may switch to any SFR Page by writing a new value to the SFRPAGE register at any time during the ADC2 ISR to access SFR's that are not on SFR Page 0x02. See Figure 12.7 below.

Figure 12.7. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs


While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a high priority interrupt, while the ADC2 interrupt is configured as a low priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFRLAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 12.8 below.

Figure 12.8. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR


On exit from the PCA interrupt service routine, the CIP-51 will return to the ADC2 Window Comparator ISR. On execution of the RETI instruction, SFR Page $0 \times 00$ used to access the PCA registers will be automatically popped off of the SFR Page Stack, and the contents of the SFRNEXT register will be moved to the SFRPAGE register. Software in the ADC2 ISR can continue to access SFR's as it did prior to the PCA interrupt. Likewise, the contents of SFRLAST are moved to the SFRNEXT register. Recall this was the SFR Page value 0x0F being used to access Port 5 before the ADC2 interrupt occurred. See Figure 12.9 below.

Figure 12.9. SFR Page Stack Upon Return From PCA Interrupt


On the execution of the RETI instruction in the ADC2 Window Comparator ISR, the value in SFRPAGE register is overwritten with the contents of SFRNEXT. The CIP-51 may now access the Port 5 SFR bits as it did prior to the interrupts occurring. See Figure 12.10 below.

Figure 12.10. SFR Page Stack Upon Return From ADC2 Window Interrupt


Note that in the above example, all three bytes in the SFR Page Stack are accessible via the SFRPAGE, SFRNEXT, and SFRLAST special function registers. If the stack is altered while servicing an interrupt, it is possible to return to a different SFR Page upon interrupt exit than selected prior to the interrupt call. Direct access to the SFR Page stack can be useful to enable real-time operating systems to control and manage context switching between multiple tasks.

Push operations on the SFR Page Stack only occur on interrupt service, and pop operations only occur on interrupt exit (execution on the RETI instruction). The automatic switching of the SFRPAGE and operation of the SFR Page Stack as described above can be disabled in software by clearing the SFR Automatic Page Enable Bit (SFRPGEN) in the SFR Page Control Register (SFRPGCN). See Figure 12.11.

Figure 12.11. SFRPGCN: SFR Page Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | $\begin{aligned} & \text { Reset Value } \\ & 00000001 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  | - | SFRPGEN |  |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  | SFR Address: SFR Page: |  |  |  |
| $\begin{aligned} & \text { Bits7-1: } \\ & \text { Bit0: } \end{aligned}$ | Reserved. SFRPGEN Upon inter cally switc control thi 0 : SFR Au page (i.e., interrupt). 1: SFR Au that contai | Auto <br> C8 <br> FR p <br> aging <br> Pag <br> pag <br> Pag <br> SFR' |  |  | age <br> re will <br> he co <br> on. <br> bled <br> onta <br> bled <br> peri | Enab <br> to t <br> ding <br> core <br> FR's <br> nterrup <br> r fun | ified ral or <br> t auto perip <br> C805 <br> hat is | t ser <br> n's <br> ly ch unction <br> witc ree of | routine and page. This <br> e to the app hat was the <br> SFR page interrupt. | automatiit is used to priate SFR ource of the <br> the page |

Figure 12.12. SFRPAGE: SFR Page Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value <br> 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | R Add SFR P | $0 \times 84$ All Pages |
| Bits7-0: | SFR Page Bits: Byte Represents the SFR Page the C8051 MCU uses when reading or modifying SFR's. <br> Write: Sets the SFR Page. <br> Read: Byte is the SFR page the C8051 MCU is using. |  |  |  |  |  |  |  |
|  | When enabled in the SFR Page Control Register (SFRPGCN), the C8051 will automatically switch to the SFR Page that contains the SFR's of the corresponding peripheral/function that caused the interrupt, and return to the previous SFR page upon return from interrupt (unless SFR Stack was altered before a returning from the interrupt). <br> SFRPAGE is the top byte of the SFR Page Stack, and push/pop events of this stack are caused by interrupts (and not by reading/writing to the SFRPAGE register) |  |  |  |  |  |  |  |

Figure 12.13. SFRNEXT: SFR Next Register


Figure 12.14. SFRLAST: SFR Last Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value$00000000$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | $\begin{aligned} & \text { SFR Addr } \\ & \text { SFR Pa } \end{aligned}$ | $0 \times 86$ <br> All Pages |

Bits7-0: SFR Page Stack Bits: SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFRLAST is the third entry. The SFR stack bytes may be used alter the context in the SFR Page Stack, and will not cause the stack to 'push' or 'pop'. Only interrupts and return from interrupts cause pushes and pops of the SFR Page Stack.

Write: Sets the SFR Page in the last entry of the SFR Stack. This will cause the SFRNEXT SFR to have this SFR page value upon a return from interrupt.

Read: Returns the value of the SFR page contained in the last entry of the SFR stack.

Table 12.2. Special Function Register (SFR) Memory Map

|  |  | 0(8) | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F8 | $\begin{gathered} \hline 0 \\ 1 \\ 2 \\ 3 \\ \hline F \end{gathered}$ | SPI0CN <br> P7 | PCA0L | PCA0H | PCA0CPL0 | PCA0CPH0 | PCA0CPL1 | PCA0CPH1 | $\begin{aligned} & \text { WDTCN } \\ & \text { (ALL } \\ & \text { PAGES) } \end{aligned}$ |
| F0 | $\begin{gathered} \hline 0 \\ 1 \\ 2 \\ 3 \\ \mathrm{~F} \end{gathered}$ |  |  |  |  |  |  |  |  |
| E8 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \\ & \hline \end{aligned}$ | ADC0CN <br> ADC 2 CN <br> P6 | PCA0CPL2 | PCA0CPH2 | PCA0CPL3 | PCA0CPH3 | PCA0CPL4 | PCA0CPH4 | RSTSRC |
| E0 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ |  | PCA0CPL5 XBR0 | PCA0CPH5 XBR1 | XBR2 |  |  |  | $\begin{gathered} \text { EIE2 } \\ \text { (ALL } \\ \text { PAGES) } \end{gathered}$ |
| D8 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | PCA0CN <br> P5 | PCA0MD | PCA0CPM0 | PCA0CPM1 | PCA0CPM2 | PCA0CPM3 | PCA0CPM4 | PCA0CPM5 |
| D0 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ |  | REF0CN | DAC0L DAC1L | DAC0H DAC1H | DAC0CN <br> DAC1CN |  |  |  |
| C8 | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 2 \\ & 3 \\ & \text { F } \end{aligned}$ | TMR2CN TMR3CN TMR4CN P4 | TMR2CF <br> TMR3CF <br> TMR4CF | RCAP2L <br> RCAP3L <br> RCAP4L | RCAP2H <br> RCAP3H <br> RCAP4H | TMR2L <br> TMR3L <br> TMR4L | TMR2H <br> TMR3H <br> TMR4H |  | SMB0CR |
| C0 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | SMB0CN <br> MAC0STA | SMB0STA <br> MAC0AL | SMB0DAT <br> MAC0AH | SMB0ADR <br> MAC0CF | ADC0GTL <br> ADC2GT | ADC0GTH | ADC0LTL <br> ADC2LT MAC0RNDL | ADC0LTH <br> MAC0RNDH |
| B8 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline F \end{aligned}$ |  | SADEN0 | AMX0CF AMX2CF | AMX0SL <br> AMX2SL | $\begin{aligned} & \mathrm{ADC0CF} \\ & \mathrm{ADC} 2 \mathrm{CF} \end{aligned}$ |  | $\begin{gathered} \mathrm{ADC0L} \\ \mathrm{ADC} 2 \end{gathered}$ | ADC0H |
|  |  | 0(8) | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |

Table 12.2. Special Function Register (SFR) Memory Map

| B0 | $\begin{gathered} \hline 0 \\ 1 \\ 2 \\ 3 \\ \hline \end{gathered}$ |  | PSBANK <br> (ALL <br> PAGES) |  |  |  |  |  | FLSCL <br> FLACL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A8 | F 1 1 2 3 F | $\begin{gathered} \text { IE } \\ \text { (ALL } \\ \text { PAGES) } \end{gathered}$ | SADDR0 |  |  |  | P1MDIN |  |  |
| A0 | 0 1 2 3 F |  | EMIOTC <br> CCH0CN | EMIOCN <br> CCH0TN | EMI0CF <br> CCH0LC | P0MDOUT | P1MDOUT | P2MDOUT | P3MDOUT |
| 98 | F <br> 1 <br> 2 <br> 3 <br> F | $\begin{aligned} & \hline \text { SCON0 } \\ & \text { SCON1 } \end{aligned}$ | $\begin{aligned} & \text { SBUF0 } \\ & \text { SBUF1 } \end{aligned}$ | SPI0CFG <br> CCH0MA | SPI0DAT | P4MDOUT | SPI0CKR <br> P5MDOUT | P6MDOUT | P7MDOUT |
| 90 | P 1 1 2 3 F |  | SSTA0 <br> MAC0BL | MAC0BH | MAC0ACC0 | MAC0ACC1 | MAC0ACC2 | MAC0ACC3 <br> SFRPGCN | MAC0OVR CLKSEL |
| 88 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | TCON CPT0CN CPT1CN <br> FLSTAT | TMOD CPT0MD CPT1MD PLL0CN | TL0 <br> OSCICN | $\begin{gathered} \text { TL1 } \\ \text { OSCICL } \end{gathered}$ | TH0 <br> OSCXCN | TH1 <br> PLL0DIV | CKCON <br> PLL0MUL | PSCTL <br> PLL0FLT |
| 80 | F <br> 1 <br> 2 <br> 3 <br> F |  | $\begin{gathered} \text { SP } \\ \text { (ALL } \\ \text { PAGES) } \end{gathered}$ | $\begin{gathered} \text { DPL } \\ \text { (ALL } \\ \text { PAGES) } \end{gathered}$ | DPH <br> (ALL <br> PAGES) | SFRPAGE <br> (ALL <br> PAGES) | $\begin{aligned} & \text { SFRNEXT } \\ & \text { (ALL } \\ & \text { PAGES) } \end{aligned}$ | SFRLAST <br> (ALL <br> PAGES) | PCON (ALL <br> PAGES) |
|  |  | 0(8) | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |

Table 12.3. Special Function Registers
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR <br> Page | Description | Page No. |
| :--- | :---: | :---: | :--- | :---: |
| ACC | $0 x E 0$ | All Pages | Accumulator | page 145 |
| ADC0CF | $0 x B C$ | 0 | ADC0 Configuration | page 56*, page 74** |
| ADC0CN | $0 x E 8$ | 0 | ADC0 Control | page $57^{*}$, page 75** |
| ADC0GTH | $0 x C 5$ | 0 | ADC0 Greater-Than High Byte | page 60*, page 78** |
| ADC0GTL | $0 x C 4$ | 0 | ADC0 Greater-Than Low Byte | page 60*, page 78** |

Table 12.3. Special Function Registers
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | $\begin{aligned} & \hline \text { SFR } \\ & \text { Page } \end{aligned}$ | Description | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| ADC0H | 0xBF | 0 | ADC0 Data Word High Byte | page 58*, page 76** |
| ADC0L | 0xBE | 0 | ADC0 Data Word Low Byte | page 58*, page 76** |
| ADC0LTH | 0xC7 | 0 | ADC0 Less-Than High Byte | page 61*, page 79** |
| ADC0LTL | 0xC6 | 0 | ADC0 Less-Than Low Byte | page 61*, page 79** |
| ADC2 | 0xBE | 2 | ADC2 Data Word | page 93 |
| ADC2CF | 0xBC | 2 | ADC2 Configuration | page 91 |
| ADC2CN | 0xE8 | 2 | ADC2 Control | page 92 |
| ADC2GT | 0xC4 | 2 | ADC2 Greater-Than | page 96 |
| ADC2LT | 0xC6 | 2 | ADC2 Less-Than | page 96 |
| AMX0CF | 0xBA | 0 | ADC0 Multiplexer Configuration | page 54*, page 72** |
| AMX0SL | 0xBB | 0 | ADC0 Multiplexer Channel Select | page 55*, page 73** |
| AMX2CF | 0xBA | 2 | ADC2 Multiplexer Configuration | page 89 |
| AMX2SL | 0xBB | 2 | ADC2 Multiplexer Channel Select | page 90 |
| B | 0xF0 | All Pages | B Register | page 145 |
| CCH0CN | 0xA1 | F | Cache Control | page 196 |
| CCH0LC | 0xA3 | F | Cache Lock | page 197 |
| CCH0MA | 0x9A | F | Cache Miss Accumulator | page 198 |
| CCH0TN | 0xA2 | F | Cache Tuning | page 197 |
| CKCON | 0x8E | 0 | Clock Control | page 291 |
| CLKSEL | 0x97 | F | System Clock Select | page 175 |
| CPT0CN | 0x88 | 1 | Comparator 0 Control | page 114 |
| CPT0MD | 0x89 | 1 | Comparator 0 Configuration | page 115 |
| CPT1CN | 0x88 | 2 | Comparator 1 Control | page 116 |
| CPT1MD | 0x89 | 2 | Comparator 1 Configuration | page 117 |
| DAC0CN | 0xD4 | 0 | DAC0 Control | page 102 |
| DAC0H | 0xD3 | 0 | DAC0 High Byte | page 101 |
| DAC0L | 0xD2 | 0 | DAC0 Low Byte | page 101 |
| DAC1CN | 0xD4 | 1 | DAC1 Control | page 104 |
| DAC1H | 0xD3 | 1 | DAC1 High Byte | page 103 |
| DAC1L | 0xD2 | 1 | DAC1 Low Byte | page 103 |
| DPH | 0x83 | All Pages | Data Pointer High Byte | page 143 |
| DPL | 0x82 | All Pages | Data Pointer Low Byte | page 143 |
| EIE1 | 0xE6 | All Pages | Extended Interrupt Enable 1 | page 151 |
| EIE2 | 0xE7 | All Pages | Extended Interrupt Enable 2 | page 152 |
| EIP1 | 0xF6 | All Pages | Extended Interrupt Priority 1 | page 153 |
| EIP2 | 0xF7 | All Pages | Extended Interrupt Priority 2 | page 154 |
| EMI0CF | 0xA3 | 0 | EMIF Configuration | page 201 |
| EMI0CN | 0xA2 | 0 | EMIF Control | page 201 |
| EMI0TC | 0xA1 | 0 | EMIF Timing Control | page 206 |
| FLACL | 0xB7 | F | FLASH Access Limit | page 190 |
| FLSCL | 0xB7 | 0 | FLASH Scale | page 191 |
| FLSTAT | 0x88 | F | FLASH Status | page 198 |
| IE | 0xA8 | All Pages | Interrupt Enable | page 149 |
| IP | 0xB8 | All Pages | Interrupt Priority | page 150 |

## C8051F120/1/2/3/4/5/6/7

Table 12.3. Special Function Registers
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | $\begin{aligned} & \hline \text { SFR } \\ & \text { Page } \end{aligned}$ | Description | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| MAC0ACC0 | 0x93 | 3 | MAC0 Accumulator Byte 0 (LSB) | page 165 |
| MAC0ACC1 | 0x94 | 3 | MAC0 Accumulator Byte 1 | page 165 |
| MAC0ACC2 | 0x95 | 3 | MAC0 Accumulator Byte 2 | page 165 |
| MAC0ACC3 | 0x96 | 3 | MAC0 Accumulator Byte 3 (MSB) | page 164 |
| MAC0AH | 0xC2 | 3 | MAC0 A Register High Byte | page 163 |
| MAC0AL | 0xC1 | 3 | MAC0 A Register Low Byte | page 164 |
| MAC0BH | 0x92 | 3 | MAC0 B Register High Byte | page 164 |
| MAC0BL | 0x91 | 3 | MAC0 B Register Low Byte | page 164 |
| MAC0CF | 0xC3 | 3 | MAC0 Configuration | page 162 |
| MAC0OVR | 0x97 | 3 | MAC0 Accumulator Overflow | page 165 |
| MAC0RNDH | 0xCF | 3 | MAC0 Rounding Register High Byte | page 166 |
| MAC0RNDL | 0xCE | 3 | MAC0 Rounding Register Low Byte | page 166 |
| MAC0STA | 0xC0 | 3 | MAC0 Status Register | page 163 |
| OSCICL | 0x8B | F | Internal Oscillator Calibration | page 174 |
| OSCICN | 0x8A | F | Internal Oscillator Control | page 174 |
| OSCXCN | 0x8C | F | External Oscillator Control | page 176 |
| P0 | 0x80 | All Pages | Port 0 Latch | page 227 |
| P0MDOUT | 0xA4 | F | Port 0 Output Mode Configuration | page 227 |
| P1 | 0x90 | All Pages | Port 1 Latch | page 228 |
| P1MDIN | 0xAD | F | Port 1 Input Mode | page 228 |
| P1MDOUT | 0xA5 | F | Port 1 Output Mode Configuration | page 229 |
| P2 | 0xA0 | All Pages | Port 2 Latch | page 229 |
| P2MDOUT | 0xA6 | F | Port 2 Output Mode Configuration | page 230 |
| P3 | 0xB0 | All Pages | Port 3 Latch | page 230 |
| P3MDOUT | 0xA7 | F | Port 3 Output Mode Configuration | page 231 |
| P4 | 0xC8 | F | Port 4 Latch | page 233 |
| P4MDOUT | 0x9C | F | Port 4 Output Mode Configuration | page 233 |
| P5 | 0xD8 | F | Port 5 Latch | page 234 |
| P5MDOUT | 0x9D | F | Port 5 Output Mode Configuration | page 234 |
| P6 | 0xE8 | F | Port 6 Latch | page 235 |
| P6MDOUT | 0x9E | F | Port 6 Output Mode Configuration | page 235 |
| P7 | 0xF8 | F | Port 7 Latch | page 236 |
| P7MDOUT | 0x9F | F | Port 7 Output Mode Configuration | page 236 |
| PCA0CN | 0xD8 | 0 | PCA Control | page 310 |
| PCA0CPH0 | 0xFC | 0 | PCA Module 0 Capture/Compare High Byte | page 314 |
| PCA0CPH1 | 0xFE | 0 | PCA Module 1 Capture/Compare High Byte | page 314 |
| PCA0CPH2 | 0xEA | 0 | PCA Module 2 Capture/Compare High Byte | page 314 |
| PCA0CPH3 | 0xEC | 0 | PCA Module 3 Capture/Compare High Byte | page 314 |
| PCA0CPH4 | 0xEE | 0 | PCA Module 4 Capture/Compare High Byte | page 314 |
| PCA0CPH5 | 0xE2 | 0 | PCA Module 5 Capture/Compare High Byte | page 314 |
| PCA0CPL0 | 0xFB | 0 | PCA Module 0 Capture/Compare Low Byte | page 314 |
| PCA0CPL1 | 0xFD | 0 | PCA Module 1 Capture/Compare Low Byte | page 314 |
| PCA0CPL2 | 0xE9 | 0 | PCA Module 2 Capture/Compare Low Byte | page 314 |
| PCA0CPL3 | 0xEB | 0 | PCA Module 3 Capture/Compare Low Byte | page 314 |

Table 12.3. Special Function Registers
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | $\begin{aligned} & \hline \text { SFR } \\ & \text { Page } \end{aligned}$ | Description | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| PCA0CPL4 | 0xED | 0 | PCA Module 4 Capture/Compare Low Byte | page 314 |
| PCA0CPL5 | 0xE1 | 0 | PCA Module 5 Capture/Compare Low Byte | page 314 |
| PCA0CPM0 | 0xDA | 0 | PCA Module 0 Mode | page 312 |
| PCA0CPM1 | 0xDB | 0 | PCA Module 1 Mode | page 312 |
| PCA0CPM2 | 0xDC | 0 | PCA Module 2 Mode | page 312 |
| PCA0CPM3 | 0xDD | 0 | PCA Module 3 Mode | page 312 |
| PCA0CPM4 | 0xDE | 0 | PCA Module 4 Mode | page 312 |
| PCA0CPM5 | 0xDF | 0 | PCA Module 5 Mode | page 312 |
| PCA0H | 0xFA | 0 | PCA Counter High Byte | page 313 |
| PCA0L | 0xF9 | 0 | PCA Counter Low Byte | page 313 |
| PCA0MD | 0xD9 | 0 | PCA Mode | page 311 |
| PCON | 0x87 | All Pages | Power Control | page 156 |
| PLL0CN | 0x89 | F | PLL Control | page 180 |
| PLL0DIV | 0x8D | F | PLL Divider | page 180 |
| PLL0FLT | 0x8F | F | PLL Filter | page 181 |
| PLL0MUL | 0x8E | F | PLL Multiplier | page 181 |
| PSBANK | 0xB1 | All Pages | FLASH Bank Select | page 126 |
| PSCTL | 0x8F | 0 | FLASH Write/Erase Control | page 192 |
| PSW | 0xD0 | All Pages | Program Status Word | page 144 |
| RCAP2H | 0xCB | 0 | Timer/Counter 2 Capture/Reload High Byte | page 299 |
| RCAP2L | 0xCA | 0 | Timer/Counter 2 Capture/Reload Low Byte | page 299 |
| RCAP3H | 0xCB | 1 | Timer 3 Capture/Reload High Byte | page 299 |
| RCAP3L | 0xCA | 1 | Timer 3 Capture/Reload Low Byte | page 299 |
| RCAP4H | 0xCB | 2 | Timer/Counter 4 Capture/Reload High Byte | page 299 |
| RCAP4L | 0xCA | 2 | Timer/Counter 4 Capture/Reload Low Byte | page 299 |
| REF0CN | 0xD1 | 0 | Voltage Reference Control | page $108 \dagger$, page $110 \dagger \dagger$ |
| RSTSRC | 0xEF | 0 | Reset Source | page 171 |
| SADDR0 | 0xA9 | 0 | UART 0 Slave Address | page 273 |
| SADEN0 | 0xB9 | 0 | UART 0 Slave Address Mask | page 273 |
| SBUF0 | 0x99 | 0 | UART 0 Data Buffer | page 273 |
| SBUF1 | 0x99 | 1 | UART 1 Data Buffer | page 281 |
| SCON0 | 0x98 | 0 | UART 0 Control | page 271 |
| SCON1 | 0x98 | 1 | UART 1 Control | page 280 |
| SFRLAST | 0x86 | All Pages | SFR Stack Last Page | page 136 |
| SFRNEXT | 0x85 | All Pages | SFR Stack Next Page | page 136 |
| SFRPAGE | 0x84 | All Pages | SFR Page Select | page 135 |
| SFRPGCN | 0x96 | F | SFR Page Control | page 135 |
| SMB0ADR | 0xC3 | 0 | SMBus Slave Address | page 245 |
| SMB0CN | 0xC0 | 0 | SMBus Control | page 243 |
| SMB0CR | 0xCF | 0 | SMBus Clock Rate | page 244 |
| SMB0DAT | 0xC2 | 0 | SMBus Data | page 245 |
| SMB0STA | 0xC1 | 0 | SMBus Status | page 246 |
| SP | 0x81 | All Pages | Stack Pointer | page 143 |
| SPI0CFG | 0x9A | 0 | SPI Configuration | page 256 |

## C8051F120/1/2/3/4/5/6/7

Table 12.3. Special Function Registers
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR <br> Page | Description | Page No. |
| :--- | :---: | :---: | :--- | :---: |
| SPI0CKR | 0x9D | 0 | SPI Clock Rate Control | page 258 |
| SPI0CN | 0xF8 | 0 | SPI Control | page 257 |
| SPI0DAT | 0x9B | 0 | SPI Data | page 259 |
| SSTA0 | 0x91 | 0 | UART 0 Status | page 272 |
| TCON | 0x88 | 0 | Timer/Counter Control | page 289 |
| TH0 | 0x8C | 0 | Timer/Counter 0 High Byte | page 292 |
| TH1 | 0x8D | 0 | Timer/Counter 1 High Byte | page 292 |
| TL0 | 0x8A | 0 | Timer/Counter 0 Low Byte | page 292 |
| TL1 | 0x8B | 0 | Timer/Counter 1 Low Byte | page 292 |
| TMOD | 0x89 | 0 | Timer/Counter Mode | page 290 |
| TMR2CF | 0xC9 | 0 | Timer/Counter 2 Configuration | page 298 |
| TMR2CN | 0xC8 | 0 | Timer/Counter 2 Control | page 298 |
| TMR2H | 0xCD | 0 | Timer/Counter 2 High Byte | page 300 |
| TMR2L | 0xCC | 0 | Timer/Counter 2 Low Byte | page 299 |
| TMR3CF | 0xC9 | 1 | Timer 3 Configuration | page 298 |
| TMR3CN | 0xC8 | 1 | Timer 3 Control | page 298 |
| TMR3H | 0xCD | 1 | Timer 3 High Byte | page 300 |
| TMR3L | 0xCC | 1 | Timer 3 Low Byte | page 299 |
| TMR4CF | 0xC9 | 2 | Timer/Counter 4 Configuration | page 298 |
| TMR4CN | 0xC8 | 2 | Timer/Counter 4 Control | page 298 |
| TMR4H | 0xCD | 2 | Timer/Counter 4 High Byte | page 300 |
| TMR4L | 0xCC | 2 | Timer/Counter 4 Low Byte | page 299 |
| WDTCN | 0xFF | All Pages | Watchdog Timer Control | page 170 |
| XBR0 | 0xE1 | F | Port I/O Crossbar Control 0 | page 224 |
| XBR1 | 0xE2 | F | Port I/O Crossbar Control 1 | page 226 |
| XBR2 | 0xE3 | F | Port I/O Crossbar Control 2 |  |

* Refers to a register in the C8051F120/1/4/5 only.
** Refers to a register in the C8051F122/3/6/7 only.
$\dagger$ Refers to a register in the C8051F120/2/4/6 only.
$\dagger$ $\dagger$ Refers to a register in the C8051F121/3/5/7 only.


### 12.6.4. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic l. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0 , selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

Figure 12.15. SP: Stack Pointer


Figure 12.16. DPL: Data Pointer Low Byte


Figure 12.17. DPH: Data Pointer High Byte


Figure 12.18. PSW: Program Status Word

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY | AC | F0 | RS1 | RS0 | OV | F1 | PARITY | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |
|  |  |  |  |  |  |  | SFR Address: SFR Page | xD0 All Pages |

Bit7: CY: Carry Flag.
This bit is set when the last arithmetic operation resulted in a carry (addition) or a borrow (subtraction). It is cleared to 0 by all other arithmetic operations.
Bit6: AC: Auxiliary Carry Flag
This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to 0 by all other arithmetic operations.
Bit5: F0: User Flag 0.
This is a bit-addressable, general purpose flag for use under software control.
Bits4-3: RS1-RS0: Register Bank Select.
These bits select which register bank is used during register accesses.

| RS1 | RS0 | Register Bank | Address |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $0 \times 00-0 \times 07$ |
| 0 | 1 | 1 | $0 \times 08-0 \times 0 \mathrm{~F}$ |
| 1 | 0 | 2 | $0 \times 10-0 \times 17$ |
| 1 | 1 | 3 | $0 \times 18-0 \times 1 \mathrm{~F}$ |

Bit2: OV: Overflow Flag.
This bit is set to 1 under the following circumstances:

- An ADD, ADDC, or SUBB instruction causes a sign-change overflow.
- A MUL instruction results in an overflow (result is greater than 255 ).
- A DIV instruction causes a divide-by-zero condition.

The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases.
Bit1: F1: User Flag 1.
This is a bit-addressable, general purpose flag for use under software control.
Bit0: PARITY: Parity Flag.
This bit is set to 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum is even.

Figure 12.19. ACC: Accumulator


Figure 12.20. B: B Register


### 12.7. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 20 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1 .

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interruptpending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

### 12.7.1. MCU Interrupt Sources and Vectors

The MCUs support 20 interrupt sources. Software can simulate an interrupt event by setting any interrupt-pending flag to logic 1 . If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 12.4. Refer to the datasheet section associated with a particular onchip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its inter-rupt-pending flag(s).

### 12.7.2. External Interrupts

Two of the external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of bits IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

Table 12.4. Interrupt Summary

| Interrupt Source | Interrupt Vector | Priority Order | Pending Flags |  |  | Enable Flag | Priority Control |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | 0x0000 | Top | None | N/A | N/A | Always Enabled | Always Highest |
| External Interrupt 0 (/INT0) | 0x0003 | 0 | IE0 (TCON.1) | Y | Y | EX0 (IE.0) | PX0 (IP.0) |
| Timer 0 Overflow | 0x000B | 1 | TF0 (TCON.5) | Y | Y | ET0 (IE.1) | PT0 (IP.1) |
| External Interrupt 1 (/INT1) | 0x0013 | 2 | IE1 (TCON.3) | Y | Y | EX1 (IE.2) | PX1 (IP.2) |
| Timer 1 Overflow | 0x001B | 3 | TF1 (TCON.7) | Y | Y | ET1 (IE.3) | PT1 (IP.3) |
| UART0 | 0x0023 | 4 | $\begin{aligned} & \hline \text { RI0 (SCON0.0) } \\ & \text { TI0 (SCON0.1) } \end{aligned}$ | Y |  | ES0 (IE.4) | PS0 (IP.4) |
| Timer 2 | 0x002B | 5 | TF2 (TMR2CN.7) EXF2 (TMR2CN.6) | Y |  | ET2 (IE.5) | PT2 (IP.5) |
| Serial Peripheral Interface | 0x0033 | 6 | SPIF (SPI0CN.7) <br> WCOL (SPI0CN.6) <br> MODF (SPI0CN.5) <br> RXOVRN (SPI0CN.4) | Y |  | ESPI0 <br> (EIE1.0) | PSPI0 <br> (EIP1.0) |
| SMBus Interface | 0x003B | 7 | SI (SMB0CN.3) | Y |  | $\begin{aligned} & \hline \text { ESMB0 } \\ & \text { (EIE1.1) } \end{aligned}$ | $\begin{aligned} & \hline \text { PSMB0 } \\ & \text { (EIP1.1) } \end{aligned}$ |
| ADC0 Window Comparator | 0x0043 | 8 | $\begin{aligned} & \text { AD0WINT } \\ & \text { (ADC0CN.1) } \end{aligned}$ | Y |  | $\begin{aligned} & \text { EWADC0 } \\ & \text { (EIE1.2) } \end{aligned}$ | $\begin{aligned} & \hline \text { PWADC0 } \\ & \text { (EIP1.2) } \\ & \hline \end{aligned}$ |
| PCA 0 | 0x004B | 9 | CF (PCA0CN.7) CCFn (PCA0CN.n) | Y |  | $\begin{aligned} & \hline \text { EPCA0 } \\ & \text { (EIE1.3) } \end{aligned}$ | $\begin{aligned} & \hline \text { PPCA0 } \\ & \text { (EIP1.3) } \end{aligned}$ |
| Comparator 0 Falling Edge | 0x0053 | 10 | CP0FIF (CPT0CN.4) | Y |  | $\begin{aligned} & \hline \text { ECP0F } \\ & \text { (EIE1.4) } \end{aligned}$ | $\begin{aligned} & \hline \text { PCP0F } \\ & \text { (EIP1.4) } \end{aligned}$ |
| Comparator 0 Rising Edge | 0x005B | 11 | CP0RIF (CPT0CN.5) | Y |  | $\begin{aligned} & \hline \text { ECP0R } \\ & \text { (EIE1.5) } \end{aligned}$ | $\begin{array}{\|l} \hline \text { PCP0R } \\ \text { (EIP1.5) } \\ \hline \end{array}$ |
| Comparator 1 Falling Edge | 0x0063 | 12 | CP1FIF (CPT1CN.4) | Y |  | ECP1F <br> (EIE1.6) | $\begin{aligned} & \text { PCP1F } \\ & \text { (EIP1.6) } \end{aligned}$ |
| Comparator 1 Rising Edge | 0x006B | 13 | CP1RIF (CPT1CN.5) | Y |  | $\begin{aligned} & \hline \text { ECP1R } \\ & \text { (EIE1.7) } \end{aligned}$ | $\begin{aligned} & \hline \text { PCP1F } \\ & \text { (EIP1.7) } \end{aligned}$ |
| Timer 3 | 0x0073 | 14 | TF3 (TMR3CN.7) EXF3 (TMR3CN.6) | Y |  | $\begin{array}{\|l\|l} \hline \begin{array}{l} \text { ET3 } \\ \text { (EIE2.0) } \\ \hline \end{array} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { PT3 } \\ \text { (EIP2.0) } \\ \hline \end{array}$ |
| ADC0 End of Conversion | 0x007B | 15 | AD0INT (ADC0CN.5) | Y |  | $\begin{array}{\|l\|} \hline \text { EADC0 } \\ \text { (EIE2.1) } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { PADC0 } \\ \text { (EIP2.1) } \\ \hline \end{array}$ |
| Timer 4 | 0x0083 | 16 | TF4 (TMR4CN.7) <br> EXF4 (TMR4CN.7) | Y |  | ET4 <br> (EIE2.2) | $\begin{aligned} & \hline \text { PT4 } \\ & \text { (EIP2.2) } \end{aligned}$ |
| ADC2 Window Comparator | 0x008B | 17 | $\begin{aligned} & \text { AD2WINT } \\ & \text { (ADC2CN.0) } \end{aligned}$ | Y |  | EWADC2 (EIE2.3) | PWADC2 (EIP2.3) |
| ADC2 End of Conversion | 0x0093 | 18 | AD2INT (ADC2CN.5) | Y |  | $\begin{aligned} & \mathrm{EADC} 2 \\ & \text { (EIE2.4) } \end{aligned}$ | $\begin{aligned} & \hline \text { PADC2 } \\ & \text { (EIP2.4) } \end{aligned}$ |
| RESERVED | 0x009B | 19 | N/A | N/A | N/A | N/A | N/A |
| UART1 | 0x00A3 | 20 | $\begin{array}{\|l\|l\|} \hline \text { RI1 (SCON1.0) } \\ \text { TI1 (SCON1.1) } \\ \hline \end{array}$ | Y |  | ES1 <br> (EIE2.6) | $\begin{array}{\|l\|} \hline \text { PS1 } \\ \text { (EIP2.6) } \\ \hline \end{array}$ |

## C8051F120/1/2/3/4/5/6/7

### 12.7.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 12.4.

### 12.7.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. Additional clock cycles will be required if a cache miss occurs. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) is when the CPU is performing an RETI instruction followed by a DIV as the next instruction, and a cache miss event also occurs. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

### 12.7.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Figure 12.21. IE: Interrupt Enable

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EA | IEGF0 | ET2 | ES0 | ET1 | EX1 | ET0 | EX0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0Bit <br> AddressableSFR Address: 0xA8SFR Page: All Pages |  |
|  |  |  |  |  |  |  |  |  |
| Bit7: | EA: Enable This bit glob 0 : Disable a 1: Enable ea | nterru <br> enable <br> rrupt <br> terrup | bles a s. ding | upts <br> divid | rides <br> sk set | vidua |  | settings. |
| Bit6: | IEGF0: Gen <br> This is a ge | $\begin{aligned} & \text { Purpos } \\ & \text { purpo } \end{aligned}$ | 0. for $u$ |  | ntrol |  |  |  |
| Bit5: | ET2: Enable <br> This bit sets <br> 0 : Disable T <br> 1: Enable T | mer 2 <br> maskin <br> 2 inte <br> 2 inter | pt. Tim | terru |  |  |  |  |
| Bit4: | ES0: Enable <br> This bit sets <br> 0 : Disable U <br> 1: Enable U | RT0 I maskin 0 inte 0 inter | t. <br> UA | terru |  |  |  |  |
| Bit3: | ET1: Enable <br> This bit sets <br> 0 : Disable T <br> 1: Enable T | er 1 In masking 1 inte 1 inter | t. Tim | terru |  |  |  |  |
| Bit2: | EX1: Enabl <br> This bit sets <br> 0: Disable E <br> 1: Enable E | ernal maskin al Int al Inte | pt 1. xtern 1. | rupt |  |  |  |  |
| Bit1: | ET0: Enable <br> This bit sets <br> 0 : Disable T <br> 1: Enable T | er 0 In <br> maskin <br> 0 inte <br> 0 inter | t. Tim | terru |  |  |  |  |
| Bit0: | EX0: Enabl <br> This bit sets <br> 0: Disable Ex <br> 1: Enable E | ernal <br> maskin <br> al Int <br> al Inte | $\text { pt } 0 \text {. }$ <br> xtern | rupt |  |  |  |  |

Figure 12.22. IP: Interrupt Priority

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | PT2 | PS0 | PT | PX1 | PT0 | PX0 | 11000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |
|  |  |  |  |  |  |  | SFR Addr SFR P | xB8 <br> All Pages |
| Bits7-6:Bit5: | UNUSED. Read $=11 \mathrm{~b}$, Write $=$ don't care. |  |  |  |  |  |  |  |
|  | PT2: Timer 2 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the Timer 2 interrupt. |  |  |  |  |  |  |  |
|  | 0 : Timer 2 interrupt set to low priority. |  |  |  |  |  |  |  |
|  | 1: Timer 2 | pt set | prio |  |  |  |  |  |
| Bit4: | PS0: UART0 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the UART0 interrupt. |  |  |  |  |  |  |  |
|  | 0 : UART0 interrupt set to low priority. |  |  |  |  |  |  |  |
|  | 1: UART0 | pts s | ph pri |  |  |  |  |  |
| Bit3: | PT1: Timer 1 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the Timer 1 interrupt. |  |  |  |  |  |  |  |
|  | 0 : Timer 1 interrupt set to low priority. |  |  |  |  |  |  |  |
|  | 1: Timer 1 | pts se | ph pri |  |  |  |  |  |
| Bit2: | PX1: External Interrupt 1 Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the External Interrupt 1 interrupt. |  |  |  |  |  |  |  |
|  | 0 : External Interrupt 1 set to low priority. |  |  |  |  |  |  |  |
|  | 1: Externa | upt 1 | igh p |  |  |  |  |  |
| Bit1: | PT0: Timer 0 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the Timer 0 interrupt. |  |  |  |  |  |  |  |
|  | 0 : Timer 0 interrupt set to low priority. |  |  |  |  |  |  |  |
|  | 1: Timer 0 | pt set | prio |  |  |  |  |  |
| Bit0: | PX0: External Interrupt 0 Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the External Interrupt 0 interrupt. |  |  |  |  |  |  |  |
|  | 0 : External Interrupt 0 set to low priority. |  |  |  |  |  |  |  |
|  | 1: External Interrupt 0 set to high priority. |  |  |  |  |  |  |  |

Figure 12.23. EIE1: Extended Interrupt Enable 1


Figure 12.24. EIE2: Extended Interrupt Enable 2


Figure 12.25. EIP1: Extended Interrupt Priority 1

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCP1R | PCP1F | PCP0R | PCP0F | PPCA0 | PWADC0 | PSMB0 | PSPI0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 Bit2 |  | Bit1 | Bit0 |  |
|  |  |  |  |  |  | SFR Addre SFR Pa | 0xF6 All Pages |
| Bit7: | PCP1R: Comparator1 (CP1) Rising Interrupt Priority Control. <br> This bit sets the priority of the CP1 interrupt. <br> 0 : CP1 rising interrupt set to low priority. <br> 1: CP1 rising interrupt set to high priority. |  |  |  |  |  |  |  |
| Bit6: | PCP1F: Com <br> This bit sets <br> 0 : CP1 falli <br> 1: CP1 fallin | rator1 (C priority nterrupt interrupt | Falling CP1 in low pri high pr | rrupt Pri <br> rupt. <br> y. <br> ty. | ty Control. |  |  |  |
| Bit5: | PCP0R: Co <br> This bit sets <br> 0 : CP0 risin <br> 1: CP0 risin | rator0 (C <br> priority <br> terrupt s <br> terrupt s | Rising <br> CP0 in <br> low prio <br> high pri | rupt Prio rupt. <br> y. | y Control. |  |  |  |  |
| Bit4: | PCP0F: Com <br> This bit sets <br> 0 : CP0 falli <br> 1: CP0 falli | rator0 (C priority interrupt interrupt | Falling <br> CP0 i <br> low pri <br> high pr | rrupt Pri <br> rupt. <br> y. <br> ty. | ty Control. |  |  |  |
| Bit3: | PPCA0: Pro <br> This bit sets <br> 0 : PCA0 int <br> 1: PCA0 int | mmable priority pt set to pt set to | nter Array e PCA0 priority. priority | PCA0) In errupt. | rrupt Priorit | Control. |  |  |
| Bit2: | PWADC0: <br> This bit sets <br> 0 : ADC0 W <br> 1: ADC0 W | C0 Window priority ow interr w interr | Compara he ADC 0 set to low set to hig | Interrupt indow in iority. priority. | iority Contr rupt. |  |  |  |
| Bit1: | PSMB0: Sy <br> This bit sets <br> 0 : SMBus in <br> 1: SMBus in | Manag priority rupt set to upt set to | nt Bus ( <br> he SMBus <br> v priority <br> ph priority | Bus0) Int interrupt | upt Priority | Control. |  |  |
| Bit0: | PSPI0: Seria <br> This bit sets <br> 0 : SPI0 inte <br> 1: SPI0 inte | eripheral priority <br> t set to low <br> t set to hig | rface (S he SPI0 priority. priority. | Interrupt rupt. | Priority Con | ol. |  |  |

Figure 12.26. EIP2: Extended Interrupt Priority 2


### 12.8. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 12.27 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the Flash memory saves power, similar to entering Idle mode. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

### 12.8.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address $0 \times 0000$.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 14 for more information on the use and configuration of the WDT.

### 12.8.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address $0 \times 0000$.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of $100 \mu \mathrm{~s}$.

Figure 12.27. PCON: Power Control

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | STOP | IDLE | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 <br> R Addre SFR Pa | x87 <br> All Pages |
| Bits7-3: <br> Bit1: <br> Bit0: | Reserved. <br> STOP: STOP Mode Select. <br> Writing a ' 1 ' to this bit will place the CIP- 51 into STOP mode. This bit will always read ' 0 '. <br> 1: CIP-51 forced into power-down mode. (Turns off oscillator). <br> IDLE: IDLE Mode Select. <br> Writing a ' 1 ' to this bit will place the CIP- 51 into IDLE mode. This bit will always read ' 0 '. <br> 1: CIP-51 forced into IDLE mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, and all peripherals remain active.) |  |  |  |  |  |  |  |

## 13. MULTIPLY AND ACCUMULATE (MAC0)

The C8051F120/1/2/3 devices include a multiply and accumulate engine which can be used to speed up many mathematical operations. MAC0 contains a 16-by-16 bit multiplier and a 40-bit adder, which can perform integer or fractional multiply-accumulate and multiply operations on signed input values in two SYSCLK cycles. A rounding engine provides a rounded 16-bit fractional result after an additional (third) SYSCLK cycle. MAC0 also contains a 1bit arithmetic shifter that will left or right-shift the contents of the 40-bit accumulator in a single SYSCLK cycle. Figure 13.1 shows a block diagram of the MAC0 unit and its associated Special Function Registers.

Figure 13.1. MAC0 Block Diagram


### 13.1. Special Function Registers

There are thirteen Special Function Register (SFR) locations associated with MAC0. Two of these registers are related to configuration and operation, while the other eleven are used to store multi-byte input and output data for MAC0. The Configuration register MAC0CF (Figure 13.8) is used to configure and control MAC0. The Status register MAC0STA (Figure 13.9) contains flags to indicate overflow conditions, as well as zero and negative results. The 16-bit MAC0A (MAC0AH:MAC0AL) and MAC0B (MAC0BH:MAC0BL) registers are used as inputs to the multiplier. The MAC0 Accumulator register is 40 bits long, and consists of five SFRs: MAC0OVR, MAC0ACC3, MAC0ACC2, MAC0ACC1, and MAC0ACC0. The primary results of a MAC0 operation are stored in the Accumulator registers. If they are needed, the rounded results are stored in the 16-bit Rounding Register MAC0RND (MAC0RNDH:MAC0RNDL).

## C8051F120/1/2/3/4/5/6/7

### 13.2. Integer and Fractional Math

MAC0 is capable of interpreting the 16 -bit inputs stored in MAC0A and MAC0B as signed integers or as signed fractional numbers. When the MAC0FM bit (MAC0CF.1) is cleared to ' 0 ', the inputs are treated as 16 -bit, 2 's complement, integer values. After the operation, the accumulator will contain a 40 -bit, 2 's complement, integer value. Figure 13.2 shows how integers are stored in the SFRs.

Figure 13.2. Integer Mode Data Representation
MACOA and MACOB Bit Weighting

| High Byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -( $2^{15}$ ) | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |

MACO Accumulator Bit Weighting
MAC0OVR MACOACC3 : MACOACC2 : MACOACC1 : MACOACC0

| $-\left(2^{39}\right)$ | $2^{38}$ | $\nearrow \zeta$ | $2^{33}$ | $2^{32}$ | $2^{31}$ | $2^{30}$ | $2^{29}$ | $2^{28}$ |  | $2^{2}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When the MAC0FM bit is set to ' 1 ', the inputs are treated at 16 -bit, 2 's complement, fractional values. The decimal point is located between bits 15 and 14 of the data word. After the operation, the accumulator will contain a 40 -bit, 2's complement, fractional value, with the decimal point located between bits 31 and 30. Figure 13.3 shows how fractional numbers are stored in the SFRs.

## Figure 13.3. Fractional Mode Data Representation

MACOA, and MACOB Bit Weighting
High Byte
Low Byte

| -1 | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## MACO Accumulator Bit Weighting

MAC0OVR MAC0ACC3: MAC0ACC2 : MACOACC1 : MAC0ACC0


MACORND Bit Weighting
High Byte Low Byte

| ${ }^{*}-2$ | 1 | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* The MACORND register contains the 16 LSBs of a two's complement number. The MACON Flag can be used to determine the sign of the MACORND register.


### 13.3. Operating in Multiply and Accumulate Mode

MAC0 operates in Multiply and Accumulate (MAC) mode when the MAC0MS bit (MAC0CF.0) is cleared to ' 0 '. When operating in MAC mode, MAC0 performs a 16-by-16 bit multiply on the contents of the MAC0A and MAC0B registers, and adds the result to the contents of the 40 -bit MAC0 accumulator. Figure 13.4 shows the MAC0 pipeline. There are three stages in the pipeline, each of which takes exactly one SYSCLK cycle to complete. The MAC operation is initiated with a write to the MAC0BL register. After the MAC0BL register is written, MAC0A and MAC0B are multiplied on the first SYSCLK cycle. During the second stage of the MAC0 pipeline, the results of the multiplication are added to the current accumulator contents, and the result of the addition is stored in the MAC0 accumulator. The status flags in the MAC0STA register are set after the end of the second pipeline stage. During the second stage of the pipeline, the next multiplication can be initiated by writing to the MAC0BL register, if it is desired. The rounded (and optionally, saturated) result is available in the MACORNDH and MAC0RNDL registers at the end of the third pipeline stage. If the MAC0CA bit (MAC0CF.3) is set to ' 1 ' when the MAC operation is initiated, the accumulator and all MAC0STA flags will be cleared to zero during the first pipeline stage (before the multiplication results are added).

Figure 13.4. MAC0 Pipeline


### 13.4. Operating in Multiply Only Mode

MAC0 operates in Multiply Only mode when the MAC0MS bit (MAC0CF.0) is set to ' 1 '. Multiply Only mode is identical to Multiply and Accumulate mode, except that the multiplication result is added with a value of zero before being stored in the MAC0 accumulator (i.e. it overwrites the current accumulator contents). The result of the multiplication is available in the MAC0 accumulator registers at the end of the second MAC0 pipeline stage (two SYSCLKs after writing to MAC0BL). As in MAC mode, the rounded result is available in the MAC0 Rounding Registers after the third pipeline stage. Note that in Multiply Only mode, the MAC0HO flag is not affected.

### 13.5. Accumulator Shift Operations

MAC0 contains a 1-bit arithmetic shift function which can be used to shift the contents of the 40-bit accumulator left or right by one bit. The accumulator shift is initiated by writing a ' 1 ' to the MAC0SC bit (MAC0CF.5), and takes one SYSCLK cycle (the rounded result is available in the MAC0 Rounding Registers after a second SYSCLK cycle). The direction of the arithmetic shift is controlled by the MAC0SD bit (MAC0CF.4). When this bit is cleared to ' 0 ', the MAC0 accumulator will shift left. When the MAC0SD bit is set to ' 1 ', the MAC0 accumulator will shift right. Rightshift operations are sign-extended with the current value of bit 39 . Note that the status flags in the MAC0STA register are not affected by shift operations.

### 13.6. Rounding and Saturation

A Rounding Engine is included, which can be used to provide a rounded result when operating on fractional numbers. MAC0 uses an unbiased rounding algorithm to round the data stored in bits 31-16 of the accumulator, as shown in Table 13.1. Rounding occurs during the third stage of the MAC0 pipeline, after any shift operation, or on a write to the LSB of the accumulator. The rounded results are stored in the rounding registers: MACORNDH (Figure 13.19) and MACORNDL (Figure 13.20). The accumulator registers are not affected by the rounding engine. Although rounding is primarily used for fractional data, the data in the rounding registers is updated in the same way when operating in integer mode.

Table 13.1. MAC0 Rounding (MAC0SAT $=0$ )

| Accumulator Bits 15-0 <br> (MAC0ACC1:MAC0ACC0) | Accumulator Bits 31-16 <br> (MAC0ACC3:MAC0ACC2) | Rounding <br> Direction | Rounded Results <br> (MAC0RNDH:MAC0RNDL) |
| :--- | :--- | :--- | :--- |
| Greater Than 0x8000 | Anything | Up | (MAC0ACC3:MAC0ACC2)+1 |
| Less Than 0x8000 | Anything | Down | (MAC0ACC3:MAC0ACC2) |
| Equal To 0x8000 | Odd (LSB $=1)$ | Up | (MAC0ACC3:MAC0ACC2) +1 |
| Equal To 0x8000 | Even (LSB $=0)$ | Down | (MAC0ACC3:MAC0ACC2) |

The rounding engine can also be used to saturate the results stored in the rounding registers. If the MAC0SAT bit is set to ' 1 ' and the rounding register overflows, the rounding registers will saturate. When a positive overflow occurs, the rounding registers will show a value of 0x7FFF when saturated. For a negative overflow, the rounding registers will show a value of $0 \times 8000$ when saturated. If the MAC0SAT bit is cleared to ' 0 ', the rounding registers will not saturate.

### 13.7. Usage Examples

This section details some software examples for using MAC0. Figure 13.5 shows a series of two MAC operations using fractional numbers. Figure 13.6 shows a single operation in Multiply Only mode with integer numbers. The last example, shown in Figure 13.7, demonstrates how the left-shift and right-shift operations can be used to modify the accumulator. All of the examples assume that all of the flags in the MAC0STA register are initially set to ' 0 '.

Figure 13.5. Multiply and Accumulate Example
The example below implements the equation:

```
    (0.5\times0.25)+(0.5\times-0.25)=0.125-0.125 = 0.0
MOV MACOCF, #OAh ; Set to Clear Accumulator, Use fractional numbers
MOV MACOAH, #40h ; Load MACOA register with 4000 hex = 0.5 decimal
MACOBH, #20h ; Load MACOB register with 2000 hex = 0.25 decimal
MACOBL, #OOh ; This line initiates the first MAC operation
MACOBH, #EOh ; Load MACOB register with EOOO hex = -0.25 decimal
MACOBL, #OOh ; This line initiates the second MAC operation
After this instruction, the Accumulator should be equal to 0,
and the MACOSTA register should be 0x04, indicating a zero
After this instruction, the Rounding register is updated
```

MOV MACOAL, \#OOh
MOV MACOBH, \#20h
MOV MACOBL, \#OOh
MOV MACOBH, \#EOh
MOV MACOBL, \#OOh
NOP
NOP
NOP

Figure 13.6. Multiply Only Example
The example below implements the equation:

$$
4660 \times-292=-1360720
$$

| MOV | MACOCF, \#01h | ; Use integer numbers, and multiply only mode (add to zero) |
| :---: | :---: | :---: |
| MOV | MACOAH, \#12h | ; Load MACOA register with 1234 hex $=4660$ decimal |
| MOV | MACOAL, \#34h |  |
| MOV | MACOBH, \#FEh | ; Load MACOB register with FEDC hex $=-292$ decimal |
| MOV | MACOBL, \#DCh | ; This line initiates the Multiply operation |
| NOP |  |  |
| NOP |  | ; After this instruction, the Accumulator should be equal to <br> ; FFFFEB3CBO hex $=-1360720$ decimal. The MACOSTA register should <br> ; be 0x01, indicating a negative result. |
| NOP |  | ; After this instruction, the Rounding register is updated |

## Figure 13.7. MAC0 Accumulator Shift Example

The example below shifts the MAC0 accumulator left one bit, and then right two bits:

| MOV | MAC00VR, \#40h | ; The next few instructions load the accumulator with the value |
| :---: | :---: | :---: |
| MOV | MAC0ACC3, \#88h | ; 4088442211 Hex. |
| MOV | MAC0ACC2, \#44h |  |
| MOV | MAC0ACC1, \#22h |  |
| MOV | MACOACC0, \#11h |  |
| MOV | MAC0CF, \#20h | ; Initiate a Left-shift |
| NOP |  | ; After this instruction, the accumulator should be 0x8110884422 |
| NOP |  | ; The rounding register is updated after this instruction |
| MOV | MAC0CF, \#30h | ; Initiate a Right-shift |
| MOV | MACOCF, \#30h | ; Initiate a second Right-shift |
| NOP |  | ; After this instruction, the accumulator should be 0xE044221108 |
| NOP |  | ; The rounding register is updated after this instruction |

Figure 13.8. MAC0CF: MAC0 Configuration Register


Figure 13.9. MAC0STA: MAC0 Status Register


Figure 13.10. MAC0AH: MAC0 A High Byte Register

| R | R | R | R | R | R | R | R | $\begin{aligned} & \text { Reset Value } \\ & 00000000 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 |  |  |  |  |  |  |  |  |
|  | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  | SFR Address: 0xC2 |  |  |
|  |  |  |  |  |  |  | SFR P |  |

Bits 7-0: High Byte (bits 15-8) of MAC0 A Register.

Figure 13.11. MAC0AL: MAC0 A Low Byte Register


Figure 13.12. MAC0BH: MAC0 B High Byte Register


Figure 13.13. MAC0BL: MAC0 B Low Byte Register


Figure 13.14. MAC0ACC3: MAC0 Accumulator Byte 3 Register

| R | R | R | R | R | R | R | R | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 | Bit1 |  |  |
| Bit7 |  |  | Bit0 |  |  |  |  |
|  |  |  |  |  |  |  | SFR Address: 0x96 SFR Page: 3 |  |
|  |  |  |  |  |  |  |  |  |  |
| Bits 7-0: Byte 3 (bits 31-24) of MAC0 Accumulator. |  |  |  |  |  |  |  |  |
| Note: The contents of this register should not be changed by software during the first two MAC0 pipeline stages. |  |  |  |  |  |  |  |  |

Figure 13.15. MAC0ACC2: MAC0 Accumulator Byte 2 Register

| R | R | R | R | R | R | R | R | Reset Value <br> 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 Bit6 |  | Bit5 Bit4 |  | Bit3 | Bit2 | Bit1 | Bit0SFR Address: 0x95SFR Page: 3 |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| Bits 7-0: Byte 2 (bits 23-16) of MAC0 Accumulator. |  |  |  |  |  |  |  |  |
| Note: The contents of this register should not be changed by software during the first two MAC0 pipeline stages. |  |  |  |  |  |  |  |  |

Figure 13.16. MAC0ACC1: MAC0 Accumulator Byte 1 Register


Bits 7-0: Byte 1 (bits 15-8) of MAC0 Accumulator.
Note: The contents of this register should not be changed by software during the first two MAC0 pipeline stages.

Figure 13.17. MAC0ACC0: MAC0 Accumulator Byte 0 Register


Figure 13.18. MAC0OVR: MAC0 Accumulator Overflow Register


Bits 7-0: MAC0 Accumulator Overflow Bits (bits 39-32).
Note: The contents of this register should not be changed by software during the first two MAC0 pipeline stages.

Figure 13.19. MAC0RNDH: MAC0 Rounding Register High Byte


Figure 13.20. MAC0RNDL: MAC0 Rounding Register Low Byte


Bits 7-0: Low Byte (bits 7-0) of MAC0 Rounding Register.

## 14. RESET SOURCES

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution.
- Special Function Registers (SFRs) are initialized to their defined reset values.
- External port pins are forced to a known configuration.
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0 xFF (all logic 1's), activating internal weak pull-ups during and after the reset. For VDD Monitor resets, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator running at its lowest frequency. Refer to Section "15. OSCILLATORS" on page 173 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval (see Section "14.7. Watchdog Timer Reset" on page 169). Once the system clock source is stable, program execution begins at location $0 \times 0000$.

There are seven sources for putting the MCU into the reset state: power-on, power-fail, external /RST pin, external CNVSTR0 signal, software command, Comparator0, Missing Clock Detector, and Watchdog Timer. Each reset source is described in the following sections.

Figure 14.1. Reset Sources


### 14.1. Power-on Reset

The C8051F120/1/2/3/4/5/6/7 family incorporates a power supply monitor that holds the MCU in the reset state until VDD rises above the $\mathrm{V}_{\text {RST }}$ level during power-up. See Figure 14.2 for timing diagram, and refer to Table 14.1 for the Electrical Characteristics of the power supply monitor circuit. The /RST pin is asserted low until the end of the 100 ms VDD Monitor timeout in order to allow the VDD supply to stabilize. The VDD Monitor reset is enabled and disabled using the external VDD monitor enable pin (MONEN).

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location ( $0 x 0000$ ) software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.

Figure 14.2. Reset Timing


### 14.2. Power-fail Reset

When a power-down transition or power irregularity causes VDD to drop below $\mathrm{V}_{\mathrm{RST}}$, the power supply monitor will drive the /RST pin low and return the CIP-51 to the reset state. When VDD returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 14.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag is set to logic 1 , the data may no longer be valid.

### 14.3. External Reset

The external /RST pin provides a means for external circuitry to force the MCU into a reset state. Asserting the /RST pin low will cause the MCU to enter the reset state. It may be desirable to provide an external pull-up and/or decoupling of the /RST pin to avoid erroneous noise-induced resets. The MCU will remain in reset until at least 12 clock cycles after the active-low /RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

### 14.4. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than $100 \mu \mathrm{~s}$, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads ' 0 '. The state of the /RST pin is unaffected by this reset. Setting the MCDRSF bit, RSTSRC. 2 (see Section "15. OSCILLATORS" on page 173) enables the Missing Clock Detector.

### 14.5. Comparator0 Reset

Comparator0 can be configured as a reset input by writing a ' 1 ' to the C0RSEF flag (RSTSRC.5). Comparator0 should be enabled using CPT0CN. 7 (see Section "11. COMPARATORS" on page 111) prior to writing to C0RSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage ( $\mathrm{CP} 0+\mathrm{pin}$ ) is less than the inverting input voltage ( $\mathrm{CP} 0-\mathrm{pin}$ ), the MCU is put into the reset state. After a Comparator0 Reset, the C0RSEF flag (RSTSRC.5) will read ' 1 ' signifying Comparator0 as the reset source; otherwise, this bit reads ' 0 '. The state of the /RST pin is unaffected by this reset.

### 14.6. External CNVSTR0 Pin Reset

The external CNVSTR0 signal can be configured as a reset input by writing a ' 1 ' to the CNVRSEF flag (RSTSRC.6). The CNVSTR0 signal can appear on any of the P0, P1, P2 or P3 I/O pins as described in Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217. Note that the Crossbar must be configured for the CNVSTR0 signal to be routed to the appropriate Port I/O. The Crossbar should be configured and enabled before the CNVRSEF is set. When configured as a reset, CNVSTR0 is active-low and level sensitive. CNVSTR0 cannot be used to start ADC0 conversions when it is configured as a reset source. After a CNVSTR0 reset, the CNVRSEF flag (RSTSRC.6) will read ' 1 ' signifying CNVSTR0 as the reset source; otherwise, this bit reads ' 0 '. The state of the/RST pin is unaffected by this reset.

### 14.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 14.3.

### 14.7.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing $0 x A 5$ to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

## C8051F120/1/2/3/4/5/6/7

### 14.7.2. Disable WDT

Writing $0 \times \mathrm{xDE}$ followed by 0 xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

```
CLR EA ; disable all interrupts
MOV WDTCN,#ODEh ; disable software watchdog timer
MOV WDTCN, #OADh
SETB EA ; re-enable interrupts
```

The writes of 0 xDE and 0 xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. This means that the prefetch engine should be enabled and interrupts should be disabled during this procedure to avoid any delay between the two writes.

### 14.7.3. Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing $0 x F F$ does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write $0 \times \mathrm{xF}$ to WDTCN in the initialization code.

### 14.7.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

$$
4^{3+W D T C N[2-0]} \times T_{\text {sysclk }} ; \text { where } T_{\text {sysclk }} \text { is the system clock period. }
$$

For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms . WDTCN. 7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.

Figure 14.3. WDTCN: Watchdog Timer Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value <br> xxxxx111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 | Bit1 | Bit0 |  |
|  |  |  | SFR Address: $0 \times \mathrm{xFF}$ SFR Page: All Pages |  |  |  |
| Bits7-0: | WDT Control <br> Writing 0xA5 both enables and reloads the WDT. <br> Writing $0 \times \mathrm{xDE}$ followed within 4 system clocks by 0 xAD disables the WDT. Writing $0 x F F$ locks out the disable feature. |  |  |  |  |  |  |  |
| Bit4: | Watchdog <br> Reading t <br> 0 : WDT i <br> 1: WDT i | Bit ( TCN. e |  |  | ead) <br> ndic | Watc | imer |  |  |  |
| Bits2-0: | Watchdog <br> The WDT be set to 0 | It Int <br> ] bit | its Wat | Timeo | val. | riting | bits, | CN. 7 must |

Figure 14.4. RSTSRC: Reset Source Register


## Table 14.1. Reset Electrical Characteristics

$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| /RST Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8.5 \mathrm{~mA}, \mathrm{VDD}=2.7 \mathrm{~V}$ to 3.6 V |  |  | 0.6 | V |
| /RST Input High Voltage |  | $\begin{aligned} & \hline 0.7 \mathrm{x} \\ & \text { VDD } \end{aligned}$ |  |  | V |
| /RST Input Low Voltage |  |  |  | $\begin{aligned} & \hline 0.3 \mathrm{x} \\ & \mathrm{VDD} \end{aligned}$ |  |
| /RST Input Leakage Current | $/ \mathrm{RST}=0.0 \mathrm{~V}$ |  | 50 |  | $\mu \mathrm{A}$ |
| VDD for /RST Output Valid |  | 1.0 |  |  | V |
| AV+ for /RST Output Valid |  | 1.0 |  |  | V |
| VDD POR Threshold ( $\mathrm{V}_{\mathrm{RST}}$ ) |  | 2.40 | 2.55 | 2.70 | V |
| Minimum /RST Low Time to Generate a System Reset |  | 10 |  |  | ns |
| Reset Time Delay | /RST rising edge after VDD crosses $\mathrm{V}_{\mathrm{RST}}$ threshold | 80 | 100 | 120 | ms |
| Missing Clock Detector Timeout | Time from last system clock to reset initiation | 100 | 220 | 500 | $\mu \mathrm{s}$ |

## 15. OSCILLATORS

C8051F120/1/2/3/4/5/6/7 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled, disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 15.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or the on-chip phase-locked loop (PLL). The internal oscillator's electrical specifications are given in Table 15.1 on page 173.

Figure 15.1. Oscillator Diagram


Table 15.1. Oscillator Electrical Characteristics
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Calibrated Internal Oscillator <br> Frequency |  | 24 | 24.5 | 25 | MHz |
| Internal Oscillator Supply Current <br> (from VDD) | OSCICN.7 $=1$ |  | 400 |  | $\mu \mathrm{~A}$ |
| External Clock Frequency |  | 0 |  | 25 | MHz |
| $\mathrm{T}_{\mathrm{XCH}}$ (External Clock High Time) |  | 18 |  |  | ns |
| $\mathrm{~T}_{\mathrm{XCL}}$ (External Clock Low Time) |  | 18 |  |  | ns |

### 15.1. Programmable Internal Oscillator

All C8051F12x devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by Figure 15.2. OSCICL is factory calibrated to obtain a 24.5 MHz frequency.

Electrical specifications for the precision internal oscillator are given in Table 15.1. Note that the system clock may be derived from the programmed internal oscillator divided by $1,2,4$, or 8 , as defined by the IFCN bits in register OSCICN.

Figure 15.2. OSCICL: Internal Oscillator Calibration Register


Figure 15.3. OSCICN: Internal Oscillator Control Register


Figure 15.4. CLKSEL: System Clock Selection Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | $\begin{aligned} & \text { Reset Value } \\ & 00000000 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | CLKDIV1 | CLKDIV0 | - | - | CLKSL1 | CLKSL0 |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  | SFR Address: 0x97 SFR Page: F |  |  |
| Bits 7-6: | Reserved. |  |  |  |  |  |  |  |
| Bits 5-4: | CLKDIV1 <br> These bits 00: Output <br> 01: Output <br> 10: Output <br> 11: Output <br> See Sectio <br> to a port pi | Output SYS be used to ll be SYSCL ll be SYSCL ll be SYSCL ll be SYSCL 19. PORT | CLK Divide pre-divide SY K. <br> K/2. <br> K/4. <br> K/8. <br> NPUT/OUT | ctor. <br> LK b <br> T" on | is o $215 \mathrm{f}$ | to a port p <br> ore details | through <br> bout routin | crossbar. <br> this output |
| Bits 3-2: | Reserved. |  |  |  |  |  |  |  |
| Bits 1-0: | CLKSL1-0 <br> 00: SYSCL <br> 01: SYSCL <br> 10: SYSCL <br> 11: Reserv | ystem Clock derived from derived from derived from | Source Sele the Internal the Externa the PLL. | Bits. cillato scillat | scale uit. | the | bits in O | ICN. |

### 15.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 15.1. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 and/or XTAL1 pin(s) as shown in Option 2, 3, or 4 of Figure 15.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 15.5).

### 15.3. System Clock Selection

The CLKSL1-0 bits in register CLKSEL select which oscillator source generates the system clock. CLKSL1-0 must be set to ' 01 ' for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals, such as the timers and PCA, when the internal oscillator or the PLL is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillators or the PLL, so long as the selected oscillator source is enabled and settled. The internal oscillator requires little start-up time, and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to ' 1 ' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time. The PLL also requires time to lock onto the desired frequency, and the PLL Lock Flag (PLLLCK in register PLL0CN) is set to ' 1 ' by hardware once the PLL is locked on the correct frequency.

Figure 15.5. OSCXCN: External Oscillator Control Register


### 15.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 15.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in Figure 15.5 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111 b .

When the crystal oscillator is enabled, the oscillator amplitude detection circuit requires a settle time to achieve proper bias. Waiting at least 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

Step 1. Enable the external oscillator.
Step 2. Wait at least 1 ms .
Step 3. Poll for XTLVLD $=>$ ' 1 '.
Step 4. Switch the system clock to the external oscillator.
Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

### 15.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 15.1, Option 2. The capacitor should be no greater than 100 pF ; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz , let $\mathrm{R}=246 \mathrm{k} \Omega$ and $\mathrm{C}=50 \mathrm{pF}$ :
$\mathrm{f}=1.23\left(10^{3}\right) / \mathrm{RC}=1.23\left(10^{3}\right) /[246 * 50]=0.1 \mathrm{MHz}=100 \mathrm{kHz}$
Referring to the table in Figure 15.5, the required XFCN setting is 010.

### 15.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 15.1, Option 3. The capacitor should be no greater than 100 pF ; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume $\mathrm{VDD}=3.0 \mathrm{~V}$ and $\mathrm{C}=50 \mathrm{pF}$ :
$\mathrm{f}=\mathrm{KF} /(\mathrm{C} * \mathrm{VDD})=\mathrm{KF} /(50 * 3)$
$\mathrm{f}=\mathrm{KF} / 150$
If a frequency of roughly 50 kHz is desired, select the K Factor from the table in Figure 15.5 as $\mathrm{KF}=7.7$ :
$\mathrm{f}=7.7 / 150=0.051 \mathrm{MHz}$, or 51 kHz
Therefore, the XFCN value to use in this example is 010 .

### 15.7. Phase-Locked Loop (PLL)

The C8051F12x Family include a Phase-Locked-Loop (PLL), which is used to multiply the internal oscillator or an external clock source to achieve higher CPU operating frequencies. The PLL circuitry is designed to produce an output frequency between 25 MHz and 100 MHz , from a divided reference frequency between 5 MHz and 30 MHz . A block diagram of the PLL is shown in Figure 15.6.

Figure 15.6. PLL Block Diagram


### 15.7.1. PLL Input Clock and Pre-divider

The PLL circuitry can derive its reference clock from either the internal oscillator or an external clock source. The PLLSRC bit (PLL0CN.2) controls which clock source is used for the reference clock (see Figure 15.7). If PLLSRC is set to ' 0 ', the internal oscillator source is used. Note that the internal oscillator divide factor (as specified by bits IFCN1-0 in register OSCICN) will also apply to this clock. When PLLSRC is set to ' 1 ', an external oscillator source will be used. The external oscillator should be active and settled before it is selected as a reference clock for the PLL circuit. The reference clock is divided down prior to the PLL circuit, according to the contents of the PLLM4-0 bits in the PLL Pre-divider Register (PLL0DIV), shown in Figure 15.8.

### 15.7.2. PLL Multiplication and Output Clock

The PLL circuitry will multiply the divided reference clock by the multiplication factor stored in the PLL0MUL register shown in Figure 15.9. To accomplish this, it uses a feedback loop consisting of a phase/frequency detector, a loop filter, and a current-controlled oscillator (ICO). It is important to configure the loop filter and the ICO for the correct frequency ranges. The PLLLP3-0 bits (PLL0FLT.3-0) should be set according to the divided reference clock frequency. Likewise, the PLLICO1-0 bits (PLL0FLT.5-4) should be set according to the desired output frequency range. Figure 15.10 describes the proper settings to use for the PLLLP3-0 and PLLICO1-0 bits. When the PLL is locked and stable at the desired frequency, the PLLLCK bit (PLL0CN.5) will be set to a ' 1 '. The resulting PLL frequency will be set according to the equation:

$$
\text { PLL Frequency }=\text { Reference Frequency } \times \frac{\text { PLLN }}{\text { PLLM }}
$$

Where "Reference Frequency" is the selected source clock frequency, PLLN is the PLL Multiplier, and PLLM is the PLL Pre-divider.

### 15.7.3. Powering on and Initializing the PLL

To set up and use the PLL as the system clock after power-up of the device, the following procedure should be implemented:

Step 1. Ensure that the reference clock to be used (internal or external) is running and stable.
Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired clock source for the PLL.
Step 3. Program the FLASH read timing bits, FLRT (FLSCL.5-4) to the appropriate value for the new clock rate (see Section "16. FLASH MEMORY" on page 185).
Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to ' 1 '.
Step 5. Program the PLL0DIV register to produce the divided reference frequency to the PLL.
Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate range for the divided reference frequency.
Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate range for the PLL output frequency.
Step 8. Program the PLL0MUL register to the desired clock multiplication factor.
Step 9. Wait at least $5 \mu \mathrm{~s}$, to provide a fast frequency lock.
Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ' 1 '.
Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ' 0 ' to ' 1 '.
Step 12. Switch the System Clock source to the PLL using the CLKSEL register.

If the PLL characteristics need to be changed when the PLL is already running, the following procedure should be implemented:

Step 1. The system clock should first be switched to either the internal oscillator or an external clock source that is running and stable, using the CLKSEL register.
Step 2. Ensure that the reference clock to be used for the new PLL setting (internal or external) is running and stable.
Step 3. Set the PLLSRC bit (PLL0CN.2) to select the new clock source for the PLL.
Step 4. If moving to a faster frequency, program the FLASH read timing bits, FLRT (FLSCL.5-4) to the appropriate value for the new clock rate (see Section "16. FLASH MEMORY" on page 185).
Step 5. Disable the PLL by setting PLLEN (PLL0CN.1) to ' 0 '.
Step 6. Program the PLL0DIV register to produce the divided reference frequency to the PLL.
Step 7. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate range for the divided reference frequency.
Step 8. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate range for the PLL output frequency.
Step 9. Program the PLLOMUL register to the desired clock multiplication factor.
Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ' 1 '.
Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ' 0 ' to ' 1 '.
Step 12. Switch the System Clock source to the PLL using the CLKSEL register.
Step 13. If moving to a slower frequency, program the FLASH read timing bits, FLRT (FLSCL.5-4) to the appropriate value for the new clock rate (see Section "16. FLASH MEMORY" on page 185).

To shut down the PLL, the system clock should be switched to the internal oscillator or a stable external clock source, using the CLKSEL register. Next, disable the PLL by setting PLLEN (PLL0CN.1) to ' 0 '. Finally, the PLL can be powered off, by setting PLLPWR (PLL0CN.0) to ' 0 '. Note that the PLLEN and PLLPWR bits can be cleared at the same time.

Figure 15.7. PLL0CN: PLL Control Register

| R/W | R/W | R/W | R | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | PLLLCK | 0 | PLLSRC | PLLEN | PLLPWR | 00000000 |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 Bit1 |  | Bit0 |  |
|  |  |  | SFR Address: SFR Page: |  |  |  |
| Bits 7-5: <br> Bit 4: | UNUSED <br> PLLCK: P <br> 0: PLL Fr <br> 1: PLL Fr | $=000$ <br> ck Fl <br> $y$ is $n$ <br> $y$ is loc |  |  | $\text { Vrite }=\text { don }$ <br> cked. |  |  |  |  |  |
| Bit 3: | RESERVE | st writ | '0'. |  |  |  |  |  |
| Bit 2: | PLLSRC: <br> 0 : PLL Re <br> 1: PLL R | efere <br> Cloc <br> Clo | Clock Sour ource is Int ource is Ex |  | or. |  |  |  |
| Bit 1: | PLLEN: P 0 : PLL is 1: PLL is | able B reset . PL | R must be |  |  |  |  |  |
| Bit 0: | PLLPWR 0: PLL bi 1: PLL bia |  | ble. -activated. ive. Must |  | er is consu to operate |  |  |  |

Figure 15.8. PLL0DIV: PLL Pre-divider Register


Figure 15.9. PLLOMUL: PLL Clock Scaler Register


Figure 15.10. PLL0FLT: PLL Filter Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | $\begin{aligned} & \text { Reset Value } \\ & 00110001 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | PLLICO1 | PLLICO0 | PLLLP3 | PLLLP2 | PLLLP1 | PLLLP0 |  |
| Bit7 | Bit6 Bit5 Bit4 |  |  | Bit3 Bit2 |  | Bit1 | Bit0 |  |
|  |  |  |  | SFR Address: $0 \times 8 \mathrm{~F}$ SFR Page: F |  |  |
| Bits 7-6: UNUSED: Read $=00 \mathrm{~b}$; Write $=$ don't care. <br> Bits 5-4: PLLICO1-0: PLL Current-Controlled Oscillator Control Bits. <br> Selection is based on the desired output frequency, according to the following table: |  |  |  |  |  |  |  |  |
|  |  | PLL Output | Clock |  |  |  | PLLIC | 1-0 |  |  |
|  |  | 65-100 M |  |  | 0 |  |  |  |
|  |  | 45-80 M |  |  | 0 |  |  |  |
|  |  | 30-60 MH |  |  | 1 |  |  |  |
|  |  | 25-50 MH |  |  | 1 |  |  |  |

Bits 3-0: PLLLP3-0: PLL Loop Filter Control Bits.
Selection is based on the divided PLL reference clock, according to the following table:

| Divided PLL Reference Clock | PLLLP3-0 |
| :---: | :---: |
| $19-30 \mathrm{MHz}$ | 0001 |
| $12.2-19.5 \mathrm{MHz}$ | 0011 |
| $7.8-12.5 \mathrm{MHz}$ | 0111 |
| $5-8 \mathrm{MHz}$ | 1111 |

## C8051F120/1/2/3/4/5/6/7

Table 15.2. PLL Frequency Characteristics
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Frequency <br> (Divided Reference Frequency) |  | 5 |  | 30 | MHz |
| PLL Output Frequency <br> (C8051F120/1/2/3) |  | 25 |  | 100 | MHz |
| PLL Output Frequency <br> (C8051F124/5/6/7) |  | 25 |  | 50 | MHz |

Table 15.3. PLL Lock Timing Characteristics
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| $\begin{array}{\|c\|} \hline \text { INPUT } \\ \text { FREQUENCY } \end{array}$ | MULTIPLIER <br> (PLL0MUL) | $\begin{aligned} & \text { PLLOFLT } \\ & \text { SETTING } \end{aligned}$ | $\begin{gathered} \text { OUTPUT } \\ \text { FREQUENCY } \end{gathered}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 MHz | 20 | 0x0F | 100 MHz |  | 202 |  | $\mu \mathrm{s}$ |
|  | 13 | 0x0F | 65 MHz |  | 115 |  | $\mu \mathrm{s}$ |
|  | 16 | 0x1F | 80 MHz |  | 241 |  | $\mu \mathrm{s}$ |
|  | 9 | 0x1F | 45 MHz |  | 116 |  | $\mu \mathrm{s}$ |
|  | 12 | 0x2F | 60 MHz |  | 258 |  | $\mu \mathrm{s}$ |
|  | 6 | 0x2F | 30 MHz |  | 112 |  | $\mu \mathrm{s}$ |
|  | 10 | 0x3F | 50 MHz |  | 263 |  | $\mu \mathrm{s}$ |
|  | 5 | 0x3F | 25 MHz |  | 113 |  | $\mu \mathrm{s}$ |
| 25 MHz | 4 | 0x01 | 100 MHz |  | 42 |  | $\mu \mathrm{s}$ |
|  | 2 | 0x01 | 50 MHz |  | 33 |  | $\mu \mathrm{s}$ |
|  | 3 | 0x11 | 75 MHz |  | 48 |  | $\mu \mathrm{s}$ |
|  | 2 | 0x11 | 50 MHz |  | 17 |  | $\mu \mathrm{s}$ |
|  | 2 | 0x21 | 50 MHz |  | 42 |  | $\mu \mathrm{s}$ |
|  | 1 | 0x21 | 25 MHz |  | 33 |  | $\mu \mathrm{s}$ |
|  | 2 | 0x31 | 50 MHz |  | 60 |  | $\mu \mathrm{s}$ |
|  | 1 | 0x31 | 25 MHz |  | 25 |  | $\mu \mathrm{s}$ |

C8051F120/1/2/3/4/5/6/7

## Notes

C8051F120/1/2/3/4/5/6/7
silicin laboratories

## 16. FLASH MEMORY

The C8051F12x family includes $128 \mathrm{k}+256$ bytes of on-chip, reprogrammable FLASH memory for program code and non-volatile data storage. The FLASH memory can be programmed in-system through the JTAG interface, or by software using the MOVX write instructions. Once cleared to logic 0, a FLASH bit must be erased to set it back to $\operatorname{logic} 1$. Bytes should be erased (set to 0 xFF ) before being reprogrammed. FLASH write and erase operations are automatically timed by hardware for proper execution. During a FLASH erase or write, the FLBUSY bit in the FLSTAT register is set to ' 1 ' (see Figure 17.8). During this time, instructions that are located in the prefetch buffer or the branch target cache can be executed, but the processor will stall until the erase or write is completed if instruction data must be fetched from FLASH memory. Interrupts that have been pre-loaded into the branch target cache can also be serviced at this time, if the current code is also executing from the prefetch engine or cache memory. Any interrupts that are not pre-loaded into cache, or that occur while the core is halted, will be held in a pending state during the FLASH write/erase operation, and serviced in priority order once the FLASH operation has completed. Refer to Table 16.1 for the electrical characteristics of the FLASH memory.

### 16.1. Programming The Flash Memory

The simplest means of programming the FLASH memory is through the JTAG interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program FLASH memory, see Section "26. JTAG (IEEE 1149.1)" on page 315.

The FLASH memory can be programmed from software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to FLASH memory using MOVX, FLASH write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. This directs the MOVX writes to FLASH memory instead of to XRAM, which is the default target. The PSWE bit remains set until cleared by software. To avoid errant FLASH writes, it is recommended that interrupts be disabled while the PSWE bit is logic 1 .

FLASH memory is read using the MOVC instruction. MOVX reads are always directed to XRAM, regardless of the state of PSWE.

The COBANK bits in the PSBANK register (Figure 12.3) determine which of the upper three FLASH banks are mapped to the address range $0 \times 08000$ to $0 \times 0$ FFFF for FLASH writes, reads and erases.

NOTE: To ensure the integrity of FLASH memory contents, it is strongly recommended that the on-chip VDD monitor be enabled by connecting the VDD monitor enable pin (MONEN) to VDD in any system that writes and/or erases FLASH memory from software. See "RESET SOURCES" on page 167 for more information.

A write to FLASH memory can clear bits but cannot set them; only an erase operation can set bits in FLASH. A byte location to be programmed must be erased before a new value can be written.

### 16.1.1. Non-volatile Data Storage

The FLASH memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written and erased using the MOVX write instruction (as described in Section 16.1.2 and Section 16.1.3) and read using the MOVC instruction. The COBANK bits in register PSBANK (Figure 12.3) control which portion of the FLASH memory is targeted by writes and erases of addresses above $0 \times 07 \mathrm{FFF}$.

Two additional 128-byte sectors ( 256 bytes total) of FLASH memory are included for non-volatile data storage. The smaller sector size makes them particularly well suited as general purpose, non-volatile scratchpad memory. Even though FLASH memory can be written a single byte at a time, an entire sector must be erased first. In order to change

a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facilitates updating data without wasting program memory or RAM space. The 128-byte sectors are double-mapped over the 128 k byte FLASH memory for MOVC reads and MOVX writes only; their addresses range from 0x00 to 0x7F and from 0x80 to 0xFF (see Figure 16.2). To access the 128-byte sectors, the SFLE bit in PSCTL must be set to logic 1. Code execution from the 128-byte Scratchpad areas is not possible. The 128-byte sectors can be erased individually, or both at the same time. To erase both sectors simultaneously, the address $0 x 0400$ should be targeted during the erase operation with SFLE set to ' 1 '. See Figure 16.1 for the memory map under different COBANK and SFLE settings.

Figure 16.1. FLASH Memory Map for MOVC Read and MOVX Write Operations

| SFLE $=0$ |  |  |  | SFLE $=1$ | Internal Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| COBANK = 0 | COBANK = 1 | COBANK = 2 | COBANK = 3 |  |  |
| Bank 0 | Bank 1 | Bank 2 | Bank 3 | Undefined | 0xFFFF <br> 0x8000 |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| Bank 0 | Bank 0 | Bank 0 | Bank 0 |  | 0x7FFF |
|  |  |  |  |  |  |
|  |  |  |  | Scratchpad | 0x00FF |
|  |  |  |  | Areas (2) | 0x0000 |

### 16.1.2. Erasing FLASH Pages From Software

When erasing FLASH memory, an entire page is erased (all bytes in the page are set to $0 x F F$ ). The 128 k byte FLASH memory is organized in 1024-byte pages. The 256 bytes of Scratchpad area (addresses 0x20000 to 0x200FF) consists of two 128 byte pages. To erase any FLASH page, the FLWE, PSWE, and PSEE bits must be set to ' 1 ', and a byte must be written using a MOVX instruction to any address within that page. The following is the recommended procedure for erasing a FLASH page from software:

Step 1. Disable interrupts.
Step 2. If erasing a page in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for the appropriate bank.
Step 3. If erasing a page in the Scratchpad area, set the SFLE bit (PSCTL.2).
Step 4. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
Step 5. Set PSEE (PSCTL.1) to enable FLASH erases.
Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
Step 7. Use the MOVX instruction to write a data byte to any location within the page to be erased.
Step 8. Clear PSEE to disable FLASH erases.
Step 9. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
Step 10. Clear the FLWE bit, to disable FLASH writes/erases.
Step 11. If erasing a page in the Scratchpad area, clear the SFLE bit.
Step 12. Re-enable interrupts.

### 16.1.3. Writing FLASH Memory From Software

Bytes in FLASH memory can be written one byte at a time, or in small blocks. The CHBLKW bit in register CCH0CN (Figure 17.4) controls whether a single byte or a block of bytes is written to FLASH during a write operation. When CHBLKW is cleared to ' 0 ', the FLASH will be written one byte at a time. When CHBLKW is set to ' 1 ', the FLASH will be written in blocks of four bytes for addresses in code space, or blocks of two bytes for addresses in the Scratchpad area. Block writes are performed in the same amount of time as single byte writes, which can save time when storing large amounts of data to FLASH memory.

For single-byte writes to FLASH, bytes are written individually, and the FLASH write is performed after each MOVX write instruction. The recommended procedure for writing FLASH in single bytes is:

Step 1. Disable interrupts.
Step 2. Clear CHBLKW (CCH0CN.0) to select single-byte write mode.
Step 3. If writing to bytes in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for the appropriate bank.
Step 4. If writing to bytes in the Scratchpad area, set the SFLE bit (PSCTL.2).
Step 5. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
Step 7. Use the MOVX instruction to write a data byte to the desired location (repeat as necessary).
Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
Step 9. Clear the FLWE bit, to disable FLASH writes/erases.
Step 10. If writing to bytes in the Scratchpad area, clear the SFLE bit.
Step 11. Re-enable interrupts.
For block FLASH writes, the FLASH write procedure is only performed after the last byte of each block is written with the MOVX write instruction. When writing to addresses located in any of the four code banks, a FLASH write block is four bytes long, from addresses ending in 00 b to addresses ending in 11 b . Writes must be performed sequentially (i.e. addresses ending in $00 b, 01 b, 10 b$, and 11 b must be written in order). The FLASH write will be performed following the MOVX write that targets the address ending in 11b. When writing to addresses located in the FLASH Scratchpad area, a FLASH block is two bytes long, from addresses ending in $0 b$ to addresses ending in 1 b . The FLASH write will be performed following the MOVX write that targets the address ending in 1 b . If any bytes in the block do not need to be updated in FLASH, they should be written to 0xFF. The recommended procedure for writing FLASH in blocks is:

Step 1. Disable interrupts.
Step 2. Set CHBLKW (CCH0CN.0) to select block write mode.
Step 3. If writing to bytes in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for the appropriate bank.
Step 4. If writing to bytes in the Scratchpad area, set the SFLE bit (PSCTL.2).
Step 5. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
Step 7. Use the MOVX instruction to write data bytes to the desired block. The data bytes must be written sequentially, and the last byte written must be the high byte of the block (see text for details, repeat as necessary).
Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
Step 9. Clear the FLWE bit, to disable FLASH writes/erases.
Step 10. If writing to bytes in the Scratchpad area, clear the SFLE bit.
Step 11. Re-enable interrupts.

## C8051F120/1/2/3/4/5/6/7

Write/Erase timing is automatically controlled by hardware. Note that 1024 bytes beginning at location 0x1FC00 are reserved. FLASH writes and erases targeting the reserved area should be avoided.

Table 16.1. FLASH Electrical Characteristics
$\mathrm{VDD}=2.7$ to $3.6 \mathrm{~V} ;-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Endurance | 20 k | 100 k |  | Erase/Write |  |
| Erase Cycle Time |  | 10 | 12 | 14 | ms |
| Write Cycle Time |  | 40 | 50 | 60 | $\mu \mathrm{~s}$ |

### 16.2. Security Options

The CIP-51 provides security options to protect the FLASH memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0), Program Store Erase Enable (PSCTL.1), and Flash Write/Erase Enable (FLACL.0) bits protect the FLASH memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can write or erase the FLASH memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0x1FBFF and 0x1FBFE protect the FLASH program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 16k-byte block of memory. Access to the scratchpad area can only be locked by locking all other FLASH blocks. Clearing a bit to logic 0 in a Read Lock Byte prevents the corresponding block of FLASH memory from being read across the JTAG interface. Clearing a bit in the Write/Erase Lock Byte protects the block from JTAG erasures and/or writes. The Read Lock Byte is at location $0 x 1 F B F F$. The Write/Erase Lock Byte is located at $0 \times 1$ FBFE. Figure 16.2 shows the location and bit definitions of the security bytes. The 1024-byte sector containing the lock bytes can be written to, but not erased by software. An attempted read of a read-locked byte returns undefined data. Debugging code in a read-locked sector is not possible through the JTAG interface. To ensure protection from external access, the block containing the lock bytes (1C000-1BFFF) must be write/erase locked by clearing the MSB of byte 0x1FBFE.

# Figure 16.2. FLASH Program Memory Map and Security Bytes 

Read and Write/Erase Security Bits. (Bit 7 is MSB.)

| Bit | Memory Block |
| :---: | :---: |
| 7 | $0 \times 1 \mathrm{C} 000-0 \times 1$ FBFD |
| 6 | $0 \times 18000-0 \times 1$ BFFFF |
| 5 | $0 \times 14000-0 \times 17 \mathrm{FFF}$ |
| 4 | $0 \times 10000-0 \times 13 F F F$ |
| 3 | $0 \times 0 \mathrm{C} 000-0 \times 0 \mathrm{FFFF}$ |
| 2 | $0 \times 08000-0 \times 0 \mathrm{BFFF}$ |
| 1 | $0 \times 04000-0 \times 07 \mathrm{FFF}$ |
| 0 | $0 \times 00000-0 \times 03 F F F$ |



## FLASH Read Lock Byte

Bits7-0: Each bit locks a corresponding block of memory. (Bit7 is MSB).
0 : Read operations are locked (disabled) for corresponding block across the JTAG interface.
1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

## FLASH Write/Erase Lock Byte

Bits7-0: Each bit locks a corresponding block of memory.
0 : Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.
1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.
NOTE: When the highest block is locked, the security bytes may be written but not erased.

## FLASH access Limit Register (FLACL)

The content of this register is used as the 8 MSBs of the 17 -bit software read limit address. Software running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase FLASH locations below this address. Any attempts to read locations below this limit will return indeterminate data.

The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. Important Note: The only means of removing a lock once the MSB of the write/erase lock security byte is set is to erase the entire program memory space by performing a JTAG erase operation (i.e. cannot be done in user firmware). Addressing either security byte while performing a JTAG erase operation will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via JTAG. If a non-security byte in the $0 \times 1 \mathrm{~F} 800-0 \times 1 \mathrm{FBFF}$ page is addressed during the JTAG erasure, only that page (including the security bytes) will be erased.
silicun laboratorles

## C8051F120/1/2/3/4/5/6/7

The FLASH Access Limit security feature (see Figure 16.2) protects proprietary program code and data from being read by software running on the C8051F120/1/2/3/4/5/6/7. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 17-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at $0 x 00000$ up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will return indeterminate data.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the value-added firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read or change the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the FLASH Access Register. The 8 MSBs of the 17-bit SRL address are determined by the setting of the FLACL register. Thus, the SRL can be located on 512-byte boundaries anywhere in program memory space. However, the 1024-byte erase sector size essentially requires that a 1024 boundary be used. The contents of a non-initialized FLACL security byte are $0 x 00$, thereby setting the SRL address to 0 x 00000 and allowing read access to all locations in program memory space by default.

Figure 16.3. FLACL: FLASH Access Limit


Bits 7-0: FLACL: FLASH Access Limit.
This register holds the most significant 8 bits of the 17-bit program memory read/write/erase limit address. The lower 9 bits of the read/write/erase limit are always set to 0 . A write to this register sets the FLASH Access Limit. This register can only be written once after any reset. Any subsequent writes are ignored until the next reset. To fully protect all addresses below this limit, bit 0 of FLACL should be set to ' 0 '.

Figure 16.4. FLSCL: FLASH Memory Control

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  | Reserved | Reserved | Reserved | FLWE | 10000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Address: |
|  |  |  |  |  |  |  | SFR Address: 0xB7 SFR Page: 0 |  |
| Bits 7-6: <br> Bits 5-4: | Unused. |  |  |  |  |  |  |  |
|  | FLRT: FLASH Read Time. |  |  |  |  |  |  |  |
|  | These bits should be programmed to the smallest allowed value, according to the system clock speed 00: SYSCLK $<=25 \mathrm{MHz}$. |  |  |  |  |  |  |  |
|  | 01: SYSCLK <= 50 MHz . |  |  |  |  |  |  |  |
|  | 10: SYSCLK $<=75 \mathrm{MHz}$. |  |  |  |  |  |  |  |
|  | 11: SYSCL | 100 N |  |  |  |  |  |  |
| Bits 3-1: <br> Bit 0: | RESERVED. Read $=000 \mathrm{~b}$. Must Write 000b. |  |  |  |  |  |  |  |
|  | FLWE: FLASH Write/Erase Enable. |  |  |  |  |  |  |  |
|  | This bit must be set to allow FLASH writes/erasures from user software. |  |  |  |  |  |  |  |
|  | 0 : FLASH writes/erases disabled. |  |  |  |  |  |  |  |
|  | 1: FLASH writes/erases enabled. |  |  |  |  |  |  |  |

Figure 16.5. PSCTL: Program Store Read/Write Control

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | SFLE | PSEE | PSWE | 00000000 |
| Bit7 |  |  |  |  |  |  |  |  |
| Bits 7-3: <br> Bit 2: | UNUSED. Read $=00000$ b, Write $=$ don't care. <br> SFLE: Scratchpad FLASH Memory Access Enable <br> When this bit is set, FLASH MOVC reads and writes from user software are directed to the two 128 byte Scratchpad FLASH sectors. When SFLE is set to logic 1, FLASH accesses out of the address range $0 \mathrm{x} 00-0 \mathrm{xFF}$ should not be attempted (with the exception of address 0 x 400 , which can be used to simultaneously erase both Scratchpad areas). Reads/Writes out of this range will yield undefined results. <br> 0: FLASH access from user software directed to the 128 k byte Program/Data FLASH sector. <br> 1: FLASH access from user software directed to the two 128 byte Scratchpad sectors. |  |  |  |  |  |  |  |
| Bit 1: | PSEE: Program Store Erase Enable. <br> Setting this bit allows an entire page of the FLASH program memory to be erased provided the PSWE bit is also set. After setting this bit, a write to FLASH memory using the MOVX instruction will erase the entire page that contains the location addressed by the MOVX instruction. The value of the data byte written does not matter. Note: The FLASH page containing the Read Lock Byte and Write/Erase Lock Byte cannot be erased by software. <br> 0 : FLASH program memory erasure disabled. <br> 1: FLASH program memory erasure enabled. |  |  |  |  |  |  |  |
| Bit 0: | PSWE: Pro <br> Setting thi instruction 0 : Write to 1: Write to | Store | Enabl | a to <br> ior to <br> bled. <br> led. | ASH prog g data X write write | mem <br> ations t <br> tions ta | sing the <br> Externa <br> FLASH | OVX write <br> AM. <br> mory. |

## 17. BRANCH TARGET CACHE

The C8051F12x family of devices incorporate a $63 x 4$ byte branch target cache with a 4 -byte prefetch engine. Because the access time of the FLASH memory is 40 ns , and the minimum instruction time is 10 ns (C8051F120/1/2/ 3 ) or 20 ns (C8051F124/5/6/7), the branch target cache and prefetch engine are necessary for full-speed code execution. Instructions are read from FLASH memory four bytes at a time by the prefetch engine, and given to the CIP-51 processor core to execute. When running linear code (code without any jumps or branches), the prefetch engine alone allows instructions to be executed at full speed. When a code branch occurs, a search is performed for the branch target (destination address) in the cache. If the branch target information is found in the cache (called a "cache hit"), the instruction data is read from the cache and immediately returned to the CIP-51 with no delay in code execution. If the branch target is not found in the cache (called a "cache miss"), the processor may be stalled for up to four clock cycles while the next set of four instructions is retrieved from FLASH memory. Each time a cache miss occurs, the requested instruction data is written to the cache if allowed by the current cache settings. A data flow diagram of the interaction between the CIP-51 and the Branch Target Cache and Prefetch Engine is shown in Figure 17.1.

Figure 17.1. Branch Target Cache Data Flow


### 17.1. Cache and Prefetch Operation

The branch target cache maintains two sets of memory locations: "slots" and "tags". A slot is where the cached instruction data from FLASH is stored. Each slot holds four consecutive code bytes. A tag contains the 15 most significant bits of the corresponding FLASH address for each four-byte slot. Thus, instruction data is always cached along four-byte boundaries in code space. A tag also contains a "valid bit", which indicates whether a cache location contains valid instruction data. A special cache location (called the linear tag and slot), is reserved for use by the prefetch engine. The cache organization is shown in Figure 17.2. Each time a FLASH read is requested, the address is compared with all valid cache tag locations (including the linear tag). If any of the tag locations match the requested address, the data from that slot is immediately provided to the CIP-51. If the requested address matches a location that is currently being read by the prefetch engine, the CIP- 51 will be stalled until the read is complete. If a match is not found, the current prefetch operation is abandoned, and a new prefetch operation is initiated for the requested instruction data. When the prefetch operation is finished, the CIP-51 begins executing the instructions that were retrieved, and the prefetch engine begins reading the next four-byte word from FLASH memory. If the newly-fetched data also meets the criteria necessary to be cached, it will be written to the cache in the slot indicated by the current replacement algorithm.

The replacement algorithm is selected with the Cache Algorithm bit, CHALGM (CCH0TN.3). When CHALGM is cleared to ' 0 ', the cache will use the rebound algorithm to replace cache locations. The rebound algorithm replaces locations in order from the beginning of cache memory to the end, and then from the end of cache memory to the
beginning. When CHALGM is set to ' 1 ', the cache will use the pseudo-random algorithm to replace cache locations. The pseudo-random algorithm uses a pseudo-random number to determine which cache location to replace. The cache can be manually emptied by writing a ' 1 ' to the CHFLUSH bit (CCH0CN.4).

Figure 17.2. Branch Target Cache Organiztion


### 17.2. Cache and Prefetch Optimization

By default, the branch target cache is configured to provide code speed improvements for a broad range of circumstances. In most applications, the cache control registers should be left in their reset states. Sometimes it is desirable to optimize the execution time of a specific routine or critical timing loop. The branch target cache includes options to exclude caching of certain types of data, as well as the ability to pre-load and lock time-critical branch locations to optimize execution speed.

The most basic level of cache control is implemented with the Cache Miss Penalty Threshold bits, CHMSTH (CCH0TN.1-0). If the processor is stalled during a prefetch operation for more clock cycles than the number stored in CHMSTH, the requested data will be cached when it becomes available. The CHMSTH bits are set to zero by default, meaning that any time the processor is stalled, the new data will be cached. If, for example, CHMSTH is equal to 2 , any cache miss causing a delay of 3 or 4 clock cycles will be cached, while a cache miss causing a delay of 1-2 clock cycles will not be cached.

Certain types of instruction data or certain blocks of code can also be excluded from caching. The destinations of RETI instructions are, by default, excluded from caching. To enable caching of RETI destinations, the CHRETI bit (CCH0CN.3) can be set to ' 1 '. It is generally not beneficial to cache RETI destinations unless the same instruction is

## C8051F120/1/2/3/4/5/6/7

likely to be interrupted repeatedly (such as a code loop that is waiting for an interrupt to happen). Instructions that are part of an interrupt service routine (ISR) can also be excluded from caching. By default, ISR instructions are cached, but this can be disabled by clearing the CHISR bit (CCH0CN.2) to ' 0 '. The other information that can be explicitly excluded from caching are the data returned by MOVC instructions. Clearing the CHMOV bit (CCH0CN.1) to ' 0 ' will disable caching of MOVC data. If MOVC caching is allowed, it can be restricted to only use slot 0 for the MOVC information (excluding cache push operations). The CHFIXM bit (CCH0TN.2) controls this behavior.

Further cache control can be implemented by disabling all cache writes. Cache writes can be disabled by clearing the CHWREN bit (CCH0CN.7) to ' 0 '. Although normal cache writes (such as those after a cache miss) are disabled, data can still be written to the cache with a cache push operation. Disabling cache writes can be used to prevent a non-critical section of code from changing the cache contents. Note that regardless of the value of CHWREN, a FLASH write or erase operation automatically removes the affected bytes from the cache. Cache reads and the prefetch engine can also be individually disabled. Disabling cache reads forces all instructions data to execute from FLASH memory or from the prefetch engine. To disable cache reads, the CHRDEN bit (CCH0CN.6) can be cleared to ' 0 '. Note that when cache reads are disabled, cache writes will still occur (if CHWREN is set to ' 1 '). Disabling the prefetch engine is accomplished using the CHPFEN bit (CCH0CN.5). When this bit is cleared to ' 0 ', the prefetch engine will be disabled. If both CHPFEN and CHRDEN are ' 0 ', code will execute at a fixed rate, as instructions become available from the FLASH memory.

Cache locations can also be pre-loaded and locked with time-critical branch destinations. For example, in a system with an ISR that must respond as fast as possible, the entry point for the ISR can be locked into a cache location to minimize the response latency of the ISR. Up to 61 locations can be locked into the cache at one time. Instructions are locked into cache by enabling cache push operations with the CHPUSH bit (CCH0LC.7). When CHPUSH is set to ' 1 ', a MOVC instruction will cause the four-byte segment containing the data byte to be written to the cache slot location indicated by CHSLOT (CCH0LC.5-0). CHSLOT is them decremented to point to the next lockable cache location. This process is called a cache push operation. Cache locations that are above CHSLOT are "locked", and cannot be changed by the processor core, as shown in Figure 17.3. Cache locations can be unlocked by using a cache pop operation. A cache pop is performed by writing a ' 1 ' to the CHPOP bit (CCH0LC.6). When a cache pop is initiated, the value of CHSLOT is incremented. This unlocks the most recently locked cache location, but does not remove the information from the cache. Note that a cache pop should not be initiated if CHSLOT is equal to 111110 b . Doing so may have an adverse effect on cache performance. Important: Although locking cache location 1 is not explicitly disabled by hardware, the entire cache will be unlocked when CHSLOT is equal to 000000 b . Therefore, cache locations 1 and 0 must remain unlocked at all times.

Figure 17.3. Cache Lock Operation


Figure 17.4. CCH0CN: Cache Control Register


Figure 17.5. CCH0TN: Cache Tuning Register


Figure 17.6. CCH0LC: Cache Lock Control Register

| R/W | R/W | R | R | R | R | R | R | Reset Value$00111110$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHPUSH | CHPOP | CHSLOT |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit |  |
|  |  |  |  |  |  |  |  |  |
| Bit 7: | CHPUSH: Cache Push Enable. <br> This bit enables cache push operations, which will lock information in cache slots using MOVC instructions. <br> 0 : Cache push operations are disabled. <br> 1: Cache push operations are enabled. When a MOVC read is executed, the requested 4-byte segment containing the data is locked into the cache at the location indicated by CHSLOT, and CHSLOT is decremented. <br> Note that no more than 61 cache slots should be locked at one time, since the entire cache will be unlocked when CHSLOT is equal to 0 . |  |  |  |  |  |  |  |
| Bit 6: | Writing a ' 1 ' to this bit will increment CHSLOT and then unlock that location. This bit always reads ' 0 '. Note that Cache Pop operations should not be performed while CHSLOT $=111110 \mathrm{~b}$. "Pop" ing more Cache slots than have been "Push"ed will have indeterminate results on the Cache performance |  |  |  |  |  |  |  |
| Bits 5-0: | SLOT: <br> ese read-o d will not | Slot |  |  |  | ions quals |  | are locked, |

Figure 17.7. CCH0MA: Cache Miss Accumulator


Figure 17.8. FLSTAT: FLASH Status

| R | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value$00000000$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | FLBUSY |  |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 Bit1 |  | Bit0 <br> SFR Addres SFR Page: | Bit <br> Addressable 0x88 |
| Bit 7-1: <br> Bit 0: | Reserved. <br> FLBUSY: FLASH Busy <br> This bit indicates when a FLASH write or erase operation is in progress. <br> 0 : FLASH is idle or reading. <br> 1: FLASH write/erase operation is currently in progress. |  |  |  |  |  |  |  |

## 18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM

The C8051F12x MCUs include 8 k bytes of on-chip RAM mapped into the external data memory space (XRAM), as well as an External Data Memory Interface which can be used to access off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMIOCN, shown in Figure 18.1). Note: the MOVX instruction can also be used for writing to the FLASH memory. See Section "16. FLASH MEMORY" on page 185 for details. The MOVX instruction accesses XRAM by default. The EMIF can be configured to appear on the lower GPIO Ports (P0-P3) or the upper GPIO Ports (P4-P7).

### 18.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMIOCN register to generate the effective XRAM address. Examples of both of these methods are given below.

### 18.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address $0 \times 1234$ into the accumulator A:

```
MOV DPTR, #1234h ; load DPTR with 16-bit address to read (0x1234)
MOVX A, @DPTR ; load contents of 0x1234 into accumulator A
```

The above example uses the 16 -bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

### 18.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMIOCN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address $0 \times 1234$ into the accumulator A.

```
MOV EMIOCN, #12h ; load high byte of address into EMIOCN
MOV R0, #34h ; load low byte of address into R0 (or R1)
MOVX a, @RO ; load contents of 0x1234 into accumulator A
```


### 18.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of five steps:

1. Select EMIF on Low Ports (P3, P2, P1, and P0) or High Ports (P7, P6, P5, and P4).
2. Configure the Output Modes of the port pins as either push-pull or open-drain (push-pull is most common).
3. Configure Port latches to "park" the EMIF pins in a dormant state (usually by setting them to logic ' 1 ').
4. Select Multiplexed mode or Non-multiplexed mode.
5. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).
6. Set up timing to interface with off-chip memory or peripherals.

Each of these five steps is explained in detail in the following sections. The Port selection, Multiplexed mode selection, and Mode bits are located in the EMIOCF register shown in Figure 18.2.

### 18.3. Port Selection and Configuration

The External Memory Interface can appear on Ports 3, 2, 1, and 0 (C8051F120/1/2/3/4/5/6/7 devices) or on Ports 7, 6, 5, and 4 (C8051F120/2/4/6 devices only), depending on the state of the PRTSEL bit (EMI0CF.5). If the lower Ports are selected, the EMIFLE bit (XBR2.1) must be set to a ' 1 ' so that the Crossbar will skip over P0.7 (/WR), P0.6 (/ RD), and if multiplexed mode is selected P0.5 (ALE). For more information about the configuring the Crossbar, see Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches or to the Crossbar (on Ports 3, 2, 1, and 0). See Section "19. PORT INPUT/OUTPUT" on page 215 for more information about the Crossbar and Port operation and configuration. The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state, most commonly by setting them to a logic 1 .

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. In most cases, the output modes of all EMIF pins should be configured for push-pull mode. See"Configuring the Output Modes of the Port Pins" on page 218.

Figure 18.1. EMIOCN: External Memory Interface Control

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | $\begin{aligned} & \text { Reset Value } \\ & 00000000 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGSEL7 | PGSEL6 | PGSEL5 | PGSEL4 | PGSEL3 | PGSEL2 | PGSEL1 | PGSEL0 |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | SFR Address: 0xA2 SFR Page: 0 |  |
| Bits7-0: | PGSEL[7:0]: <br> The XRAM P using an 8 -bit 0x00: 0x0000 0x01: 0x0100 <br> $0 x F E: 0 x F E 00$ <br> $0 \mathrm{xFF}: 0 \mathrm{xFF} 0$ | XRAM Pa <br> ge Select <br> MOVX co <br> to 0 x 00 FF <br> to 0 x 01 FF <br> to $0 x$ FEF <br> to 0 xFFF | Select Bit its provide mand, effe | e high byte <br> vely select | f the 16-b g a 256-b | external da page of B | memory <br> M. | dress when |

Figure 18.2. EMI0CF: External Memory Configuration


### 18.4. Multiplexed and Non-multiplexed Selection

The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMI0CF.4) bit.

### 18.4.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: $\mathrm{AD}[7: 0]$. In this mode, an external latch ( 74 HC 373 or equivalent logic gate) is used to hold the lower 8 -bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 18.3.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8-bits of the Address Bus are presented to AD[7:0]. During this phase, the address latch is configured such that the ' $Q$ ' outputs reflect the states of the ' $D$ ' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the $\mathrm{AD}[7: 0]$ port at the time /RD or / WR is asserted.

See Section "18.6.2. Multiplexed Mode" on page 210 for more information.
Figure 18.3. Multiplexed Configuration Example


### 18.4.2. Non-multiplexed Configuration

In Non-multiplexed mode, the Data Bus and the Address Bus pins are not shared. An example of a Non-multiplexed Configuration is shown in Figure 18.4. See Section "18.6.1. Non-multiplexed Mode" on page 207 for more information about Non-multiplexed operation.

Figure 18.4. Non-multiplexed Configuration Example


### 18.5. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 18.5, based on the EMIF Mode bits in the EMIOCF register (Figure 18.2). These modes are summarized below. More information about the different modes can be found in Section "18.6. Timing" on page 206.

### 18.5.1. Internal XRAM Only

When EMI0CF.[3:2] are set to ' 00 ', all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 8 k boundaries. As an example, the addresses $0 \times 2000$ and $0 \times 4000$ both evaluate to address $0 \times 0000$ in on-chip XRAM space.

- 8-bit MOVX operations use the contents of EMIOCN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
- 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.


### 18.5.2. Split Mode without Bank Select

When EMI0CF.[3:2] are set to ' 01 ', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 8 k boundary will access on-chip XRAM space.
- Effective addresses above the 8 k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMIOCN to determine whether the memory access is on-chip or offchip. However, in the "No Bank Select" mode, an 8-bit MOVX operation will not drive the upper 8-bits A[15:8] of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly via the port latches. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and unlike 8 -bit MOVX operations, the full 16-bits of the Address Bus $\mathrm{A}[15: 0]$ are driven during the offchip transaction.

Figure 18.5. EMIF Operating Modes


### 18.5.3. Split Mode with Bank Select

When EMIOCF.[3:2] are set to ' 10 ', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 8 k boundary will access on-chip XRAM space.
- Effective addresses above the 8 k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMIOCN to determine whether the memory access is on-chip or offchip. The upper 8 -bits of the Address Bus A[15:8] are determined by EMIOCN, and the lower 8 -bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and the full 16-bits of the Address Bus $\mathrm{A}[15: 0]$ are driven during the off-chip transaction.


### 18.5.4. External Only

When EMIOCF[3:2] are set to ' 11 ', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between $0 \times 0000$ and the 8 k boundary.

- 8-bit MOVX operations ignore the contents of EMIOCN. The upper Address bits $\mathrm{A}[15: 8]$ are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8 -bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16 -bits of the Address Bus $\mathrm{A}[15: 0]$ are driven during the off-chip transaction.


### 18.6. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, /RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMIOTC, shown in Figure 18.6, and EMIOCF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMIOTC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse +4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles ( 2 for /ALE +1 for $/ \mathrm{RD}$ or $/ \mathrm{WR}+4)$. The programmable setup and hold times default to the maximum delay settings after a reset.

Table 18.1 lists the AC parameters for the External Memory Interface, and Figure 18.7 through Figure 18.12 show the timing diagrams for the different External Memory Interface modes and MOVX operations.

Figure 18.6. EMIOTC: External Memory Timing Control

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EAS1 | EAS0 | ERW3 | EWR2 | EWR1 | EWR0 | EAH1 | EAH0 | 11111111 |
| Bit7 | Bit6 | Bit5 Bit4 |  | Bit3 Bit2 |  | Bit1 | Bit0 <br> SFR Address: 0xA1 SFR Page: 0 |  |
|  |  |  |  |  |  |  |  |  |
| Bits7-6: | EAS1-0: EMIF Address Setup Time Bits. <br> 00: Address setup time $=0$ SYSCLK cycles. <br> 01: Address setup time $=1$ SYSCLK cycle. <br> 10: Address setup time $=2$ SYSCLK cycles. <br> 11: Address setup time $=3$ SYSCLK cycles. |  |  |  |  |  |  |  |
| Bits5-2: | EWR3-0: E 0000: /WR 0001: /WR 0010: /WR 0011: /WR 0100: /WR 0101: /WR 0110: /WR 0111: /WR 1000: /WR 1001:/WR 1010: /WR 1011:/WR 1100: /WR 1101:/WR 1110: /WR 1111:/WR | /WR an <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD pul <br> /RD pul <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls <br> /RD puls | $\begin{aligned} & \text { D Pulse- } \\ & \text { idth }=1 \\ & \text { idth }=2 \\ & \text { idth }=3 \\ & \text { idth }=4 \\ & \text { idth }=5 \\ & \text { idth }=6 \\ & \text { idth }=7 \\ & \text { idth }=8 \\ & \text { idth }=9 \\ & \text { idth }=10 \\ & \text { idth }=11 \\ & \text { idth }=12 \\ & \text { idth }=13 \\ & \text { idth }=14 \\ & \text { idth }=15 \\ & \text { idth }=16 \end{aligned}$ | dth Contr CLK cy CLK cy SLK cy CLK cy SLK cy CLK cy CLK cy CLK cy SLK cy SCLK c SCLK c SCLK c SCLK c SCLK c SCLK c SCLK c |  |  |  |  |
| Bits1-0: | EAH1-0: E <br> 00: Address <br> 01: Address <br> 10: Address <br> 11: Address | Address <br> d time $=$ <br> d time $=$ <br> d time $=$ <br> d time $=$ | Time YSCLK YSCLK YSCLK YSCLK | es. <br> e. <br> es. es. |  |  |  |  |

18.6.1. Non-multiplexed Mode
18.6.1.1.16-bit MOVX: EMIOCF[4:2] = ' 101 ', ' 110 ', or ' 111 '.

Figure 18.7. Non-multiplexed 16-bit MOVX Timing


## C8051F120/1/2/3/4/5/6/7

18.6.1.2.8-bit MOVX without Bank Select: EMIOCF[4:2] = ' 101 ' or ' 111 '.

Figure 18.8. Non-multiplexed 8-bit MOVX without Bank Select Timing

Nonmuxed 8-bit WRITE without Bank Select


Nonmuxed 8-bit READ without Bank Select

18.6.1.3.8-bit MOVX with Bank Select: EMIOCF[4:2] = ' 110 '.

Figure 18.9. Non-multiplexed 8-bit MOVX with Bank Select Timing


## C8051F120/1/2/3/4/5/6/7

### 18.6.2. Multiplexed Mode

18.6.2.1.16-bit MOVX: EMIOCF[4:2] = ' 001 ', ‘ 010 ', or ' 011 '.

Figure 18.10. Multiplexed 16-bit MOVX Timing

18.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = ' 001 ' or ' 011 '.

Figure 18.11. Multiplexed 8-bit MOVX without Bank Select Timing


### 18.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010’.

Figure 18.12. Multiplexed 8-bit MOVX with Bank Select Timing


Table 18.1. AC Parameters for External Memory Interface $\dagger$

| PARAMETER | DESCRIPTION | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {ACS }}$ | Address / Control Setup Time | 0 | $3 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {ACW }}$ | Address / Control Pulse Width | $1 * \mathrm{~T}_{\text {SYSCLK }}$ | 16* ${ }_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {ACH }}$ | Address / Control Hold Time | 0 | $3 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {ALEH }}$ | Address Latch Enable High Time | $1 * \mathrm{~T}_{\text {SYSCLK }}$ | $4 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {ALEL }}$ | Address Latch Enable Low Time | 1* $\mathrm{T}_{\text {SYSCLK }}$ | $4 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {WDS }}$ | Write Data Setup Time | $1 * \mathrm{~T}_{\text {SYSCLK }}$ | 19* ${ }_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {WDH }}$ | Write Data Hold Time | 0 | $3 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {RDS }}$ | Read Data Setup Time | 20 |  | ns |
| $\mathrm{T}_{\text {RDH }}$ | Read Data Hold Time | 0 |  | ns |
| ${ }^{\dagger} \mathrm{T}_{\text {SYSCLK }}$ is equal to one period of the device system clock (SYSCLK). |  |  |  |  |

C8051F120/1/2/3/4/5/6/7

## Notes

## 19. PORT INPUT/OUTPUT

The C8051F12x family of devices are fully integrated mixed-signal System on a Chip MCUs with 64 digital I/O pins (C8051F120/2/4/6) or 32 digital I/O pins (C8051F121/3/5/7), organized as 8 -bit Ports. All ports are both bit- and byte-addressable through their corresponding Port Data registers. All Port pins are 5 V-tolerant, and all support configurable Open-Drain or Push-Pull output modes and weak pull-ups. A block diagram of the Port I/O cell is shown in Figure 19.1. Complete Electrical Specifications for the Port I/O pins are given in Table 19.1.

Figure 19.1. Port I/O Cell Block Diagram


Table 19.1. Port I/O DC Electrical Characteristics
$\mathrm{VDD}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage ( $\mathrm{V}_{\mathrm{OH}}$ ) | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}, \text { Port I/O Push-Pull } \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \text {, Port I/O Push-Pull } \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} \text {, Port I/O Push-Pull } \end{aligned}$ | $\begin{aligned} & \text { VDD - } 0.7 \\ & \text { VDD - } 0.1 \end{aligned}$ | VDD-0.8 |  | V |
| Output Low Voltage ( $\mathrm{V}_{\text {OL }}$ ) | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8.5 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA} \end{aligned}$ |  | 1.0 | $\begin{aligned} & 0.6 \\ & 0.1 \end{aligned}$ | V |
| Input High Voltage (VIH) |  | 0.7 x VDD |  |  |  |
| Input Low Voltage (VIL) |  |  |  | $\begin{aligned} & \hline 0.3 \mathrm{x} \\ & \text { VDD } \end{aligned}$ |  |
| Input Leakage Current | DGND < Port Pin < VDD, Pin Tri-state <br> Weak Pull-up Off <br> Weak Pull-up On |  | 10 | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 5 |  | pF |

The C8051F12x family of devices have a wide array of digital resources which are available through the four lower I/ O Ports: P0, P1, P2, and P3. Each of the pins on P0, P1, P2, and P3, can be defined as a General-Purpose I/O (GPIO) pin or can be controlled by a digital peripheral or function (like UART0 or /INT1 for example), as shown in Figure 19.2. The system designer controls which digital functions are assigned pins, limited only by the number of pins available. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read from its associated Data register regardless of whether that pin has been assigned to a digital peripheral or behaves as GPIO. The Port pins on Port 1 can be used as Analog Inputs to ADC2.

An External Memory Interface which is active during the execution of an off-chip MOVX instruction can be active on either the lower Ports or the upper Ports. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface.

Figure 19.2. Port I/O Functional Block Diagram


### 19.1. Ports 0 through 3 and the Priority Crossbar Decoder

The Priority Crossbar Decoder, or "Crossbar", allocates and assigns Port pins on Port 0 through Port 3 to the digital peripherals (UARTs, SMBus, PCA, Timers, etc.) on the device using a priority order. The Port pins are allocated in order starting with P0.0 and continue through P3.7 if necessary. The digital peripherals are assigned Port pins in a priority order which is listed in Figure 19.3, with UART0 having the highest priority and CNVSTR2 having the lowest priority.

### 19.1.1. Crossbar Pin Assignment and Allocation

The Crossbar assigns Port pins to a peripheral if the corresponding enable bits of the peripheral are set to a logic 1 in the Crossbar configuration registers XBR0, XBR1, and XBR2, shown in Figure 19.7, Figure 19.8, and Figure 19.9. For example, if the UART0EN bit (XBR0.2) is set to a logic 1, the TX0 and RX0 pins will be mapped to P0.0 and P0.1 respectively. Because UART0 has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UART0EN is set to a logic 1. If a digital peripheral's enable bits are not set to a logic 1 , then its ports are not accessi-

Figure 19.3. Priority Crossbar Decode Table


## C8051F120/1/2/3/4/5/6/7

ble at the Port pins of the device. Also note that the Crossbar assigns pins to all associated functions when a serial communication peripheral is selected (i.e. SMBus, SPI, UART). It would be impossible, for example, to assign TX0 to a Port pin without assigning RX0 as well. Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 19.10, Figure 19.12, Figure 19.15, and Figure 19.17), a set of SFR's which are both byte- and bit-addressable. The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on the states of these pins.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a read-modify-write instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the read cycle of the read-modify-write instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically configured in the initialization code of the system before the peripherals themselves are configured. Once configured, the Crossbar registers are typically left alone.

Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar registers and other registers which can affect the device pinout are being written.

The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these pins.

### 19.1.2. Configuring the Output Modes of the Port Pins

The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1 .

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on an SMBus connection).

The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnMDOUT registers (See Figure 19.11, Figure 19.14, Figure 19.16, and Figure 19.18). For example, a logic 1 in P3MDOUT. 7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT. 7 will configure the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.

The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0 ) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.

### 19.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT. 7 to a logic 0 and P3.7 to a logic 1.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

### 19.1.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about $100 \mathrm{k} \Omega$ ) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0 ; that is, an output pin will not contend with its own pull-up device. The weak pull-up device can also be explicitly disabled on any Port 1 pin by configuring the pin as an Analog Input, as described below.

### 19.1.5. Configuring Port 1 Pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX. A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

1. Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near VDD / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
2. Disables the weak pull-up device on the pin.
3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated P1MDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port1 Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to ADC2, however, it is strongly recommended. See the ADC2 section in this datasheet for further information.

## C8051F120/1/2/3/4/5/6/7

### 19.1.6. External Memory Interface Pin Assignments

If the External Memory Interface (EMIF) is enabled on the Low ports (Ports 0 through 3), EMIFLE (XBR2.5) should be set to a logic 1 so that the Crossbar will not assign peripherals to P0.7 (/WR), P0.6 (/RD), and if the External Memory Interface is in Multiplexed mode, P0.5 (ALE). Figure 19.4 shows an example Crossbar Decode Table with EMIFLE $=1$ and the EMIF in Multiplexed mode. Figure 19.5 shows an example Crossbar Decode Table with EMIFLE $=1$ and the EMIF in Non-multiplexed mode.

If the External Memory Interface is enabled on the Low ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Crossbar registers or the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface.

Figure 19.4. Priority Crossbar Decode Table

## EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xFF)



Figure 19.5. Priority Crossbar Decode Table


### 19.1.7. Crossbar Pin Assignment Example

In this example (Figure 19.6), we configure the Crossbar to allocate Port pins for UART0, the SMBus, UART1, / INT0, and /INT1 (8 pins total). Additionally, we configure the External Memory Interface to operate in Multiplexed mode and to appear on the Low ports. Further, we configure P1.2, P1.3, and P1.4 for Analog Input mode so that the voltages at these pins can be measured by ADC 2 . The configuration steps are as follows:

1. $\mathrm{XBR} 0, \mathrm{XBR} 1$, and XBR 2 are set such that $\mathrm{UART} 0 \mathrm{EN}=1, \mathrm{SMB} 0 \mathrm{EN}=1, \mathrm{INT} 0 \mathrm{E}=1, \mathrm{INT} 1 \mathrm{E}=1$, and EMIFLE $=1$. Thus: $\mathrm{XBR} 0=0 \mathrm{x} 05, \mathrm{XBR} 1=0 \mathrm{x} 14$, and $\mathrm{XBR} 2=0 \mathrm{x} 02$.
2. We configure the External Memory Interface to use Multiplexed mode and to appear on the Low ports. PRTSEL $=0$, EMD2 $=0$.
3. We configure the desired Port 1 pins to Analog Input mode by setting P1MDIN to 0xE3 (P1.4, P1.3, and P1.2 are Analog Inputs, so their associated P1MDIN bits are set to logic 0).
4. We enable the Crossbar by setting $\mathrm{XBARE}=1: \mathrm{XBR} 2=0 \times 42$.

- UART0 has the highest priority, so P0.0 is assigned to TX0, and P0.1 is assigned to RX0.
- The SMBus is next in priority order, so P0.2 is assigned to SDA, and P0.3 is assigned to SCL.
- UART1 is next in priority order, so P0.4 is assigned to TX1. Because the External Memory Interface is selected on the lower Ports, EMIFLE = 1, which causes the Crossbar to skip P0.6 (/RD) and P0.7 (/WR). Because the External Memory Interface is configured in Multiplexed mode, the Crossbar will also skip P0.5 (ALE). RX1 is assigned to the next non-skipped pin, which in this case is P1.0.
- /INT0 is next in priority order, so it is assigned to P1.1.
- P1MDIN is set to $0 x E 3$, which configures P1.2, P1.3, and P1.4 as Analog Inputs, causing the Crossbar to skip these pins.
- $\quad / \mathrm{INT} 1$ is next in priority order, so it is assigned to the next non-skipped pin, which is P1.5.
- The External Memory Interface will drive Ports 2 and 3 (denoted by red dots in Figure 19.6) during the execution of an off-chip MOVX instruction.

5. We set the UART0 TX pin (TX0, P0.0) and UART1 TX pin (TX1, P0.4) outputs to Push-Pull by setting P0MDOUT $=0 \times 11$.
6. We configure all EMIF-controlled pins to push-pull output mode by setting P0MDOUT $\mid=0 x E 0$; P2MDOUT $=0 x F F ;$ P3MDOUT $=0 x F F$.
7. We explicitly disable the output drivers on the 3 Analog Input pins by setting P1MDOUT $=0 \times 00$ (configure outputs to Open-Drain) and P1 = 0xFF (a logic 1 selects the high-impedance state).

Figure 19.6. Crossbar Example:
(EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xE3;


Figure 19.7. XBR0: Port I/O Crossbar Register 0

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP0E | ECI0E |  | A0ME |  | UART0EN | SPI0EN | SMB0EN | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  | SFR Address: 0xE1 SFR Page: F |  |  |  |
| Bit7: | CP0E: Comparator 0 Output Enable Bit. <br> 0: CP0 unavailable at Port pin. <br> 1: CP0 routed to Port pin. |  |  |  |  |  |  |  |
| Bit6: | ECIOE: PCA0 External Counter Input Enable Bit. <br> 0: PCA0 External Counter Input unavailable at Port pin. <br> 1: PCA0 External Counter Input (ECI0) routed to Port pin. |  |  |  |  |  |  |  |
| Bits5-3: | PCA0ME: PCA0 Module I/O Enable Bits. 000: All PCA0 I/O unavailable at port pins. 001: CEX0 routed to port pin. 010: CEX0, CEX1 routed to 2 port pins. 011: CEX0, CEX1, and CEX2 routed to 3 port pins. 100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins. 101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins. 110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins. |  |  |  |  |  |  |  |
| Bit2: | 0: UART0 I/O unavailable at Port pins. <br> 1: UART0 TX routed to P0.0, and RX routed to P0. |  |  |  |  |  |  |  |
| Bit1: | 1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. Note that the NSS signal is not assigned to a port pin if the SPI is in 3-wire mode. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information. |  |  |  |  |  |  |  |
| Bit0: | SMB0EN: <br> 0: SMBus0 <br> 1: SMBus0 | s0 Bu | Port pi | pins |  |  |  |  |

Figure 19.8. XBR1: Port I/O Crossbar Register 1

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSCKE | T2EXE | T2E | INT1E | T1E | INT0E | T0E | CP1E | 00000000 |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 Bit1 |  | Bit0 <br> SFR Address: 0xE2 SFR Page: F |  |
|  |  |  |  |  |  |  |  |  |
| Bit7: | SYSCKE: /SY <br> 0: /SYSCLK <br> 1: /SYSCLK <br> CLKDIV1-0 | LK <br> vailab <br> ided <br> in reg | Enable Port pin. 2,4 , or 8 CLKSEL | ted to Sect | pin. divi <br> 15. OSC | ctor is ATOR | mined <br> page |  |
| Bit6: | $\begin{aligned} & \text { T2EXE: T2F } \\ & 0: \text { T2EX una } \\ & \text { 1: T2EX rou } \end{aligned}$ | nput E able at o Port | Bit. pin. |  |  |  |  |  |
| Bit5: | T2E: T2 Inp <br> 0: T2 unava <br> 1: T2 routed | nable <br> at Po <br> ort pin |  |  |  |  |  |  |
| Bit4: | INT1E: /IN 0: /INT1 una <br> 1:/INT1 rou | put E <br> able at <br> o Port | Bit. pin. |  |  |  |  |  |
| Bit3: | T1E: T1 Inp <br> 0: T1 unava <br> 1: T1 routed | nable <br> at Por <br> ort pin |  |  |  |  |  |  |
| Bit2: | INT0E: /IN <br> 0: /INT0 un <br> 1: /INT0 rou | put E <br> able at <br> o Port | Bit. pin. |  |  |  |  |  |
| Bit1: | T0E: T0 Inp <br> 0: T0 unavai <br> 1: T0 routed | nable <br> at Pot <br> ort pin |  |  |  |  |  |  |
| Bit0: | CP1E: CP1 <br> 0 : CP1 unav <br> 1: CP1 rout | ut En le at P Port |  |  |  |  |  |  |

Figure 19.9. XBR2: Port I/O Crossbar Register 2


Figure 19.10. P0: Port0 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0.7 | P0.6 | P0.5 | P0.4 | P0.3 | P0.2 | P0.1 | P0.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |
|  |  |  |  |  |  |  | R Add SFR P | x80 All Pages |
| Bits7-0: | P0.[7:0]: Port0 Output Latch Bits. <br> (Write - Output appears on I/O pins per XBR0, XBR1, and XBR2 Registers) <br> 0: Logic Low Output. <br> 1: Logic High Output (open if corresponding P0MDOUT.n bit $=0$ ). <br> (Read - Regardless of XBR0, XBR1, and XBR2 Register settings). <br> 0 : P0.n pin is logic low. <br> 1: P0.n pin is logic high. |  |  |  |  |  |  |  |
|  | Note: P0.7 (/WR), P0.6 (/RD), and P0.5 (ALE) can be driven by the External Data Memory Interface. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information. See also Figure 19.9 for information about configuring the Crossbar for External Memory accesses. |  |  |  |  |  |  |  |

Figure 19.11. P0MDOUT: Port0 Output Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value$00000000$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 | Bit1 | Bit0 |  |
|  |  |  | SFR Address: 0xA4 SFR Page: F |  |  |  |
| Bits7-0: | P0MDOUT.[7:0]: Port0 Output Mode Bits. <br> 0: Port Pin output mode is configured as Open-Drain. <br> 1: Port Pin output mode is configured as Push-Pull. |  |  |  |  |  |  |  |
| Note: | SDA, SCL, and RX0 (when UART0 is in Mode 0 ) and RX1 (when UART1 is in Mode 0 ) are always configured as Open-Drain when they appear on Port pins. |  |  |  |  |  |  |  |

Figure 19.12. P1: Port1 Data Register


Figure 19.13. P1MDIN: Port1 Input Mode Register


Bits7-0: P1MDIN.[7:0]: Port 1 Input Mode Bits.
0: Port Pin is configured in Analog Input mode. The digital input path is disabled (a read from the Port bit will always return ' 0 '). The weak pull-up on the pin is disabled.
1: Port Pin is configured in Digital Input mode. A read from the Port bit will return the logic level at the Pin. When configured as a digital input, the state of the weak pull-up for the port pin is determined by the WEAKPUD bit (XBR2.7, see Figure 19.9).

Figure 19.14. P1MDOUT: Port1 Output Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 Bit2 |  | Bit1 | Bit0 |  |
|  |  |  | R Add SFR P |  |  |  |  |
| Bits7-0: | P1MDOUT.[7:0]: Port1 Output Mode Bits. <br> 0: Port Pin output mode is configured as Open-Drain. <br> 1: Port Pin output mode is configured as Push-Pull. |  |  |  |  |  |  |  |  |
| Note: | SDA, SCL, and RX0 (when UART0 is in Mode 0 ) and RX1 (when UART1 is in Mode 0 ) are always configured as Open-Drain when they appear on Port pins. |  |  |  |  |  |  |  |

Figure 19.15. P2: Port2 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2.7 | P2.6 | P2.5 | P2.4 | P2.3 | P2.2 | P2.1 | P2.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit Addressable |
|  |  |  |  |  |  |  | R Add SFR P | xA0 All Pages |
| Bits7-0: | P2.[7:0]: Port2 Output Latch Bits. <br> (Write - Output appears on I/O pins per XBR0, XBR1, and XBR2 Registers) <br> 0: Logic Low Output. <br> 1: Logic High Output (open if corresponding P2MDOUT.n bit $=0$ ). <br> (Read - Regardless of XBR0, XBR1, and XBR2 Register settings). <br> 0: P2.n pin is logic low. <br> 1: P2.n pin is logic high. |  |  |  |  |  |  |  |
| Note: | P2.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Multiplexed mode, or as Address[7:0] in Non-multiplexed mode). See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface. |  |  |  |  |  |  |  |

Figure 19.16. P2MDOUT: Port2 Output Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value$00000000$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  | SFR Address: 0xA6 SFR Page: F |  |  |  |  |
| Bits7-0: | P2MDOUT.[7:0]: Port2 Output Mode Bits. <br> 0 : Port Pin output mode is configured as Open-Drain. <br> 1: Port Pin output mode is configured as Push-Pull. |  |  |  |  |  |  |  |
| Note: | SDA, SCL, and RX0 (when UART0 is in Mode 0 ) and RX1 (when UART1 is in Mode 0 ) are always configured as Open-Drain when they appear on Port pins. |  |  |  |  |  |  |  |

Figure 19.17. P3: Port3 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P3.7 | P3.6 | P3.5 | P3.4 | P3.3 | P3.2 | P3.1 | P3.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |
|  |  |  |  |  |  |  | R Addr SFR P | xB0 <br> All Pages |
| Bits7-0: | P3.[7:0]: Port3 Output Latch Bits. <br> (Write - Output appears on I/O pins per XBR0, XBR1, and XBR2 Registers) <br> 0: Logic Low Output. <br> 1: Logic High Output (open if corresponding P3MDOUT.n bit $=0$ ). <br> (Read - Regardless of XBR0, XBR1, and XBR2 Register settings). <br> 0: P3.n pin is logic low. <br> 1: P3.n pin is logic high. |  |  |  |  |  |  |  |
| Note: | P3.[7:0] can be driven by the External Data Memory Interface (as AD[7:0] in Multiplexed mode, or as $\mathrm{D}[7: 0]$ in Non-multiplexed mode). See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface. |  |  |  |  |  |  |  |

Figure 19.18. P3MDOUT: Port3 Output Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  | $\begin{aligned} & \text { SFR Addr } \\ & \text { SFR Pa } \end{aligned}$ |  |  |  |  |
| Bits $7-0$ : | P2MDOUT.[7:0]: Port3 Output Mode Bits. <br> 0 : Port Pin output mode is configured as Open-Drain. <br> 1: Port Pin output mode is configured as Push-Pull. |  |  |  |  |  |  |  |

### 19.2. Ports $\mathbf{4}$ through 7 (C8051F120/2/4/6 only)

All Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 19.19, Figure 19.21, Figure 19.23, and Figure 19.25), a set of SFR's which are both bit and byte-addressable.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a read-modify-write instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the read cycle of the read-modify-write instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

### 19.2.1. Configuring Ports which are not Pinned Out

Although P4, P5, P6, and P7 are not brought out to pins on the C8051F121/3/5/7 devices, the Port Data registers are still present and can be used by software. Because the digital input paths also remain active, it is recommended that these pins not be left in a 'floating' state in order to avoid unnecessary power dissipation arising from the inputs floating to non-valid logic levels. This condition can be prevented by any of the following:

1. Leave the weak pull-up devices enabled by setting WEAKPUD (XBR2.7) to a logic 0 .
2. Configure the output modes of P4, P5, P6, and P7 to "Push-Pull" by writing PnMDOUT $=0 x F F$.
3. Force the output states of P4, P5, P6, and P7 to logic 0 by writing zeros to the Port Data registers: P4 = $0 x 00, \mathrm{P} 5=0 \times 00, \mathrm{P} 6=0 \mathrm{x} 00$, and $\mathrm{P} 7=0 \mathrm{x} 00$.

### 19.2.2. Configuring the Output Modes of the Port Pins

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a highimpedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

The output modes of the Port pins on Ports 4 through 7 are determined by the bits in their respective PnMDOUT Output Mode Registers. Each bit in PnMDOUT controls the output mode of its corresponding port pin (see Figure 19.20, Figure 19.22, Figure 19.24, and Figure 19.26). For example, to place Port pin 4.3 in push-pull mode (digital output), set P4MDOUT. 3 to logic 1. All port pins default to open-drain mode upon device reset.

## C8051F120/1/2/3/4/5/6/7

### 19.2.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P7.7 is configured as a digital input by setting P7MDOUT. 7 to a logic 0 and P7.7 to a logic 1.

### 19.2.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about $100 \mathrm{k} \Omega$ ) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0 ; that is, an output pin will not contend with its own pull-up device.

### 19.2.5. External Memory Interface

If the External Memory Interface (EMIF) is enabled on the High ports (Ports 4 through 7), EMIFLE (XBR2.5) should be set to a logic 0 .

If the External Memory Interface is enabled on the High ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus during the MOVX execution. See Section "18. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 199 for more information about the External Memory Interface.

Figure 19.19. P4: Port4 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P4.7 | P4.6 | P4.5 | P4.4 | P4.3 | P4.2 | P4.1 | P4.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 <br> R Addr SFR P | Bit Addressable xC8 |
| Bits7-0: | P4.[7:0]: Port4 Output Latch Bits. <br> Write - Output appears on I/O pins. <br> 0: Logic Low Output. <br> 1: Logic High Output (Open-Drain if corresponding P4MDOUT.n bit = 0). See Figure 19.20. <br> Read - Returns states of I/O pins. <br> 0 : P4.n pin is logic low. <br> 1: P4.n pin is logic high. |  |  |  |  |  |  |  |

Figure 19.20. P4MDOUT: Port4 Output Mode Register


Figure 19.21. P5: Port5 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value <br> 11111111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P5.7 | P5.6 | P5.5 | P5.4 | P5.3 | P5.2 | P5.1 | P5.0 |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | $\begin{gathered} \text { Bit } \\ \text { Addressable } \end{gathered}$ |
|  |  |  | SFR Address: 0xD8 SFR Page: F |  |  |  |  |
| Bits7-0: | P5.[7:0]: Po Write - Outp 0: Logic Lo 1: Logic Hig Read - Retu 0: P5.n pin 1: P5.n pin | utput <br> pears <br> tput. <br> utput <br> ates of <br> ic low <br> ic high |  | Bits. <br> pins. <br> Drain pins. | respon | $5 \mathrm{MDC}$ | $i t=0) .$ | Figure |  |
| Note: | P5.[7:0] can mode). See on page 199 |  | Extern TERN ation | $\text { ta } \mathrm{Me}$ ATA <br> the Ex | Interfac <br> ORY I <br> Memo | Addre <br> FAC <br> rface. | 8 ] in N <br> ON | multiplexed IP XRAM" |

Figure 19.22. P5MDOUT: Port5 Output Mode Register


Figure 19.23. P6: Port6 Data Register


Figure 19.24. P6MDOUT: Port6 Output Mode Register


Figure 19.25. P7: Port7 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P7.7 | P7.6 | P7.5 | P7.4 | P7.3 | P7.2 | P7.1 | P7.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |
|  |  |  |  |  |  |  | SFR Address: $0 \times \mathrm{x} 8$SFR Page: F |  |
| Bits7-0: | P7.[7:0]: Po <br> Write - Outp <br> 0: Logic Low <br> 1: Logic Hig <br> Read - Retu <br> 0: P7.n pin <br> 1: P7.n pin is | utput <br> pears <br> tput. <br> utput <br> ates of <br> ic low <br> ic high | Bits. <br> pins <br> Drain pins. | espon | 7MDO | $\mathrm{it}=0) .$ | Figure |  |
| Note: | P7.[7:0] can as $\mathrm{D}[7: 0]$ in FACE AND Interface. | riven -multip -CHIP | Exter <br> mod <br> AM" | ta Me Secti e 199 | Interfa . EXT ore info | $\mathrm{AD}[7$ <br> on ab | Multip <br> IEMO <br> Exter | d mode, or <br> INTER- <br> Memory |

Figure 19.26. P7MDOUT: Port7 Output Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 Bit4 |  |  | Bit3 Bit2 |  | Bit1 | Bit0 |  |
|  |  |  |  | Add SFR P |  |  |  |
| Bits7-0: | P7MDOUT.[7:0]: Port7 Output Mode Bits. <br> 0 : Port Pin output mode is configured as Open-Drain. <br> 1: Port Pin output mode is configured as Push-Pull. |  |  |  |  |  |  |  |
| Note: | SDA, SCL, and RX0 (when UART0 is in Mode 0 ) and RX1 (when UART1 is in Mode 0 ) are always configured as Open-Drain when they appear on Port pins. |  |  |  |  |  |  |  |

## 20. SYSTEM MANAGEMENT BUS / I ${ }^{\mathbf{2}} \mathbf{C}$ BUS (SMBUS0)

The SMBus0 I/O interface is a two-wire, bi-directional serial bus. SMBus0 is compliant with the System Management Bus Specification, version 1.1, and compatible with the $I^{2} C$ serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus0 interface autonomously controlling the serial transfer of the data. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

SMBus0 may operate as a master and/or slave, and may function on a bus with multiple masters. SMBus0 provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation.

Figure 20.1. SMBus0 Block Diagram


Figure 20.2 shows a typical SMBus configuration. The SMBus0 interface will work at any voltage between 3.0 V and 5.0 V and different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock)
and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300 ns and 1000 ns , respectively.

Figure 20.2. Typical SMBus Configuration


### 20.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

1. The $\mathrm{I}^{2} \mathrm{C}$-bus and how to use it (including specifications), Philips Semiconductor.
2. The $\mathrm{I}^{2} \mathrm{C}$-Bus Specification -- Version 2.0, Philips Semiconductor.
3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

### 20.2. SMBus Protocol

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. Note: multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the master in a system; any device who transmits a START and a slave address becomes the master for that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 20.3). If the receiving device does not ACK, the transmitting device will read a "not acknowledge" (NACK), which is a high SDA during a high SCL.

The direction bit ( $\mathrm{R} / \mathrm{W}$ ) occupies the least-significant bit position of the address. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE opera-
tion from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 20.3 illustrates a typical SMBus transaction.

Figure 20.3. SMBus Transaction


### 20.2.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section 20.2.4). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is opendrain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and give up the bus. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

### 20.2.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to $\mathrm{I}^{2} \mathrm{C}$, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

### 20.2.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

### 20.2.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that $50 \mu \mathrm{~s}$, the bus is designated as free. If an SMBus device is waiting to generate a Master START, the START will be generated following the bus free timeout.
silicun labiratories

### 20.3. SMBus Transfer Modes

The SMBus0 interface may be configured to operate as a master and/or a slave. At any particular time, the interface will be operating in one of the following modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. See Table 20.1 for transfer mode status decoding using the SMB0STA status register. The following mode descriptions illustrate an interrupt-driven SMBus0 application; SMBus0 may alternatively be operated in polled mode.

### 20.3.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. SMBus0 generates a START condition and then transmits the first byte containing the address of the target slave device and the data direction bit. In this case the data direction bit ( $\mathrm{R} / \mathrm{W}$ ) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface transmits one or more bytes of serial data, waiting for an acknowledge (ACK) from the slave after each byte. To indicate the end of the serial transfer, SMBus0 generates a STOP condition.

Figure 20.4. Typical Master Transmitter Sequence


### 20.3.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus0 interface generates a START followed by the first data byte containing the address of the target slave and the data direction bit. In this case the data direction bit $(\mathrm{R} / \mathrm{W})$ will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives serial data from the slave and generates the clock on SCL. After each byte is received, SMBus0 generates an ACK or NACK depending on the state of the AA bit in register SMB0CN. SMBus0 generates a STOP condition to indicate the end of the serial transfer.

Figure 20.5. Typical Master Receiver Sequence


### 20.3.3. Slave Transmitter Mode

Serial data is transmitted on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the SMBus0 interface generates an ACK. SMBus0 will also ACK if the general call address ( 0 x 00 ) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit ( $\mathrm{R} / \mathrm{W}$ ) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives the clock on SCL and transmits one or more bytes of serial data, waiting for an ACK from the master after each byte. SMBus0 exits slave mode after receiving a STOP condition from the master.

Figure 20.6. Typical Slave Transmitter Sequence


### 20.3.4. Slave Receiver Mode

Serial data is received on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the interface generates an ACK. SMBus0 will also ACK if the general call address ( 0 x 00 ) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface receives one or more bytes of serial data; after each byte is received, the interface transmits an ACK or NACK depending on the state of the AA bit in SMB0CN. SMBus0 exits Slave Receiver Mode after receiving a STOP condition from the master.

Figure 20.7. Typical Slave Receiver Sequence


### 20.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFR's: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

### 20.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a $5 \mu$ s delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for $50 \mu \mathrm{~s}$ and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters one of 27 possible states. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0 . A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.

Setting the SMBus0 Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the timer in SMB0CR. When SCL goes high, the timer in SMB0CR counts up. A timer overflow indicates a free bus timeout: if SMBus0 is waiting to
generate a START, it will do so after this timeout. The bus free period should be less than $50 \mu$ s (see Figure 20.9, SMBus0 Clock Rate Register).

When the TOE bit in SMB0CN is set to logic 1, Timer 3 is used to detect SCL low timeouts. If Timer 3 is enabled (see Section "24.2. Timer 2, Timer 3, and Timer 4" on page 293), Timer 3 is forced to reload when SCL is high, and forced to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and TOE set), a Timer 3 overflow indicates a SCL low timeout; the Timer 3 interrupt service routine can then be used to reset SMBus0 communication in the event of an SCL low timeout.

Figure 20.8. SMB0CN: SMBus0 Control Register

| R | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUSY | ENSMB | STA | STO | SI | AA | FTE | TOE | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 <br> R Addr SFR P | Bit <br> Addressable <br> xC0 |
| Bit7: | BUSY: Busy Status Flag. <br> 0 : SMBus0 is free <br> 1: SMBus0 is busy |  |  |  |  |  |  |  |
| Bit6: | ENSMB: SMBus Enable. <br> This bit enables/disables the SMBus serial interface. <br> 0: SMBus0 disabled. <br> 1: SMBus0 enabled. |  |  |  |  |  |  |  |
| Bit5: | 0 : No START condition is transmitted. <br> 1: When operating as a master, a START condition is transmitted if the bus is free. (If the bus is not free, the START is transmitted after a STOP is received.) If STA is set after one or more bytes have been transmitted or received and before a STOP is received, a repeated START condition is transmitted. |  |  |  |  |  |  |  |
| Bit4: | 1: Setting STO to logic 1 causes a STOP condition to be transmitted. When a STOP condition is received, hardware clears STO to logic 0 . If both STA and STO are set, a STOP condition is transmitted followed by a START condition. In slave mode, setting the STO flag causes SMBus to behave as if a STOP condition was received. |  |  |  |  |  |  |  |
| Bit3: | This bit is set by hardware when one of 27 possible SMBus0 states is entered. (Status code $0 \times \mathrm{xF} 8$ does not cause SI to be set.) When the SI interrupt is enabled, setting this bit causes the CPU to vector to the SMBus interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit2: | AA: SMBus This bit defin 0: A "not ack 1: An "ackno | ert Ack | edge F | A) is | g the d dur uring | wledg | on th e cycl ycle. | CL line. |
| Bit1: | FTE: SMBus 0: No timeout 1: Timeout w | ee Tim | able Bi | imit s | d by t | B0CR |  |  |
| Bit0: | TOE: SMBus 0 : No timeout 1: Timeout w | meout SCL | Bit | mit sp | by T | if ena |  |  |

### 20.4.2. Clock Rate Register

Figure 20.9. SMB0CR: SMBus0 Clock Rate Register


Bits7-0: SMB0CR.[7:0]: SMBus0 Clock Rate Preset
The SMB0CR Clock Rate register controls the frequency of the serial clock SCL in master mode. The 8 -bit word stored in the SMB0CR Register preloads a dedicated 8 -bit timer. The timer counts up, and when it rolls over to 0x00, the SCL logic state toggles.

The SMBOCR setting should be bounded by the following equation , where $S M B O C R$ is the unsigned 8 -bit value in register SMBOCR, and SYSCLK is the system clock frequency in MHz:

$$
S M B 0 C R<\left(288-0.85 \cdot \frac{S Y S C L K}{4}\right) / 1.125
$$

The resulting SCL signal high and low times are given by the following equations, where SYSCLK is the system clock frequency in Hz :

$$
\begin{gathered}
T_{L O W}=4 \times(256-S M B 0 C R) / S Y S C L K \\
T_{H I G H} \cong 4 \times(258-S M B 0 C R) / S Y S C L K+625 \mathrm{~ns}
\end{gathered}
$$

Using the same value of SMB0CR from above, the Bus Free Timeout period is given in the following equation:

$$
T_{B F T} \cong 10 \times \frac{4 \times(256-S M B 0 C R)+1}{S Y S C L K}
$$

### 20.4.3. Data Register

The SMBus0 Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software can read or write to this register while the SI flag is set to logic 1 ; software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag reads logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMB0DAT.

Figure 20.10. SMB0DAT: SMBus0 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | $\begin{aligned} & \text { Reset Value } \\ & 00000000 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 | Bit1 | Bit0 |  |
|  |  |  | Add SFR P |  |  |  |  |
| Bits7-0: | SMB0DAT: SMBus0 Data. <br> The SMB0DAT register contains a byte of data to be transmitted on the SMBus0 serial interface or a byte that has just been received on the SMBus0 serial interface. The CPU can read from or write to this register whenever the SI serial interrupt flag (SMB0CN.3) is set to logic 1. When the SI flag is not set, the system may be in the process of shifting data and the CPU should not attempt to access this register. |  |  |  |  |  |  |  |

### 20.4.4. Address Register

The SMB0ADR Address register holds the slave address for the SMBus0 interface. In slave mode, the seven mostsignificant bits hold the 7 -bit slave address. The least significant bit (Bit0) is used to enable the recognition of the general call address ( $0 \times 00$ ). If Bit0 is set to logic 1 , the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when SMBus0 is operating in master mode.

Figure 20.11. SMB0ADR: SMBus0 Address Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SLV6 | SLV5 | SLV4 | SLV3 | SLV2 | SLV1 | SLV0 | GC | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 Bit1 |  | Bit0 |  |
|  |  |  |  |  |  |  | FR Address: SFR Page: |  |
| Bits7-1: | SLV6-SLV0: SMBus0 Slave Address. <br> These bits are loaded with the 7 -bit slave address to which SMBus0 will respond when operating as a slave transmitter or slave receiver. SLV6 is the most significant bit of the address and corresponds to the first bit of the address byte received. |  |  |  |  |  |  |  |
| Bit0: | GC: General Call Address Enable. <br> This bit is used to enable general call address ( $0 \times 00$ ) recognition. 0 : General call address is ignored. <br> 1: General call address is recognized. |  |  |  |  |  |  |  |

## C8051F120/1/2/3/4/5/6/7

### 20.4.5. Status Register

The SMB0STA Status register holds an 8-bit status code indicating the current state of the SMBus0 interface. There are 28 possible SMBus0 states, each with a corresponding unique status code. The five most significant bits of the status code vary while the three least-significant bits of a valid status code are fixed at zero when $\mathrm{SI}=$ ' 1 '. Therefore, all possible status codes are multiples of eight. This facilitates the use of status codes in software as an index used to branch to appropriate service routines (allowing 8 bytes of code to service the state or jump to a more extensive service routine).

For the purposes of user software, the contents of the SMB0STA register is only defined when the SI flag is logic 1. Software should never write to the SMB0STA register; doing so will yield indeterminate results. The 28 SMBus0 states, along with their corresponding status codes, are given in Table 1.1.

Figure 20.12. SMB0STA: SMBus0 Status Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STA7 | STA6 | STA5 | STA4 | STA3 | STA2 | STA1 | STA0 | 11111000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  | SFR Address: 0xC1 |  |  |
|  |  |  |  |  |  | SFR Page: 0 |  |  |

Bits7-3: STA7-STA3: SMBus0 Status Code.
These bits contain the SMBus0 Status Code. There are 28 possible status codes; each status code corresponds to a single SMBus state. A valid status code is present in SMB0STA when the SI flag (SMB0CN.3) is set to logic 1. The content of SMB0STA is not defined when the SI flag is logic 0 . Writing to the SMB0STA register at any time will yield indeterminate results.

Bits2-0: STA2-STA0: The three least significant bits of SMB0STA are always read as logic 0 when the SI flag is logic 1 .

Table 20.1. SMB0STA Status Codes and States

| Mode | Status <br> Code | SMBus State | Typical Action |
| :--- | :---: | :--- | :--- |

Table 20.1. SMB0STA Status Codes and States

| Mode | Status Code | SMBus State | Typical Action |
| :---: | :---: | :---: | :---: |
|  | $0 \times 60$ | Own slave address + W received. ACK transmitted. | Wait for data. |
|  | $0 \times 68$ | Arbitration lost in sending SLA + R/W as master. Own address + W received. ACK transmitted. | Save current data for retry when bus is free. Wait for data. |
|  | 0x70 | General call address received. ACK transmitted. | Wait for data. |
|  | 0x78 | Arbitration lost in sending SLA + R/W as master. General call address received. ACK transmitted. | Save current data for retry when bus is free. |
|  | 0x80 | Data byte received. ACK transmitted. | Read SMBODAT. Wait for next byte or STOP. |
|  | 0x88 | Data byte received. NACK transmitted. | Set STO to reset SMBus. |
|  | 0x90 | Data byte received after general call address. ACK transmitted. | Read SMBODAT. Wait for next byte or STOP. |
|  | 0x98 | Data byte received after general call address. NACK transmitted. | Set STO to reset SMBus. |
|  | 0xA0 | STOP or repeated START received. | No action necessary. |
|  | 0xA8 | Own address + R received. ACK transmitted. | Load SMB0DAT with data to transmit. |
|  | 0xB0 | Arbitration lost in transmitting SLA + R/W as master. Own address + R received. ACK transmitted. | Save current data for retry when bus is free. Load SMB0DAT with data to transmit. |
|  | 0xB8 | Data byte transmitted. ACK received. | Load SMB0DAT with data to transmit. |
|  | 0xC0 | Data byte transmitted. NACK received. | Wait for STOP. |
|  | 0xC8 | Last data byte transmitted (AA=0). ACK received. | Set STO to reset SMBus. |
| $\stackrel{ \pm}{\infty}$ | 0xD0 | SCL Clock High Timer per SMB0CR timed out | Set STO to reset SMBus. |
| $\overline{\text { < }}$ | 0x00 | Bus Error (illegal START or STOP) | Set STO to reset SMBus. |
|  | 0xF8 | Idle | State does not set SI. |

## 21. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

Figure 21.1. SPI Block Diagram


### 21.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

### 21.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

### 21.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4 -wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

### 21.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS $=1$ ) in 4 -wire slave mode.

### 21.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPIOCN register. There are three possible modes that can be selected with these bits:

1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 21.2, Figure 21.3, and Figure 21.4 for typical connection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the device. When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "19. PORT INPUT/OUTPUT" on page 215 for general purpose port I/O and crossbar information.

### 21.2. SPIO Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire singlemaster mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN. 3 ) = 0 and NSSMD0 (SPI0CN.2) $=1$. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN. $5=1$ ). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using generalpurpose I/O pins. Figure 21.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) $=0$ and NSSMD0 (SPI0CN.2) $=0$. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 21.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4 -wire single-master mode is active when NSSMD1 (SPI0CN. 3 ) $=1$. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 21.4 shows a connection diagram for a master device in 4 -wire master mode and two slave devices.

Figure 21.2. Multiple-Master Mode Connection Diagram


Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram


Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram


### 21.3. SPIO Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1 , and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPIODAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPIODAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 $(\operatorname{SPI} 0 \mathrm{CN} .3)=0$ and NSSMD0 $(\mathrm{SPI} 0 \mathrm{CN} .2)=1$. In 4 -wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0 , and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 21.4 shows a connection diagram between two slave devices in 4 -wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) $=0$ and NSSMD0 (SPI0CN.2) $=0$. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 21.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

### 21.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

## Note that all of the following bits must be cleared by software.

1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPIODAT will be ignored, and the transmit buffer will not be written.This flag can occur in all SPI0 modes.
3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.

### 21.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPIOCFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPIOCN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 21.5. For slave mode, the clock and data relationships are shown in Figure 21.6 and Figure 21.7. Note that CKPHA must be set to ' 0 ' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in Figure 21.10 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz , whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is $1 / 10$ the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than $1 / 10$ the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of $1 / 4$ the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock.

Figure 21.5. Master Mode Data/Clock Timing


Figure 21.6. Slave Mode Data/Clock Timing (CKPHA = 0)


Figure 21.7. Slave Mode Data/Clock Timing (CKPHA = 1)


### 21.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

Figure 21.8. SPI0CFG: SPI0 Configuration Register

| R | R/W | R/W | R/W | R | R | R | R | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIBSY | MSTEN | CKPHA | CKPOL | SLVSEL | NSSIN | SRMT | RXBMT | 00000111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | SFR Addres SFR Page | $\begin{aligned} & 0 \times 9 \mathrm{~A} \\ & 0 \end{aligned}$ |

Bit 7: SPIBSY: SPI Busy (read only).
This bit is set to logic 1 when a SPI transfer is in progress (Master or slave Mode).
Bit 6: MSTEN: Master Mode Enable.
0 : Disable master mode. Operate in slave mode.
1: Enable master mode. Operate as a master.
Bit 5: CKPHA: SPI0 Clock Phase.
This bit controls the SPI0 clock phase.
0: Data centered on first edge of SCK period. ${ }^{\dagger}$
1: Data centered on second edge of SCK period. ${ }^{\dagger}$
Bit 4: CKPOL: SPI0 Clock Polarity.
This bit controls the SPI0 clock polarity.
0 : SCK line low in idle state.
1: SCK line high in idle state.
Bit 3: SLVSEL: Slave Selected Flag (read only).
This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does not indicate the instantaneous value at the NSS pin, but rather a de-glitched version of the pin input.
Bit 2: NSSIN: NSS Instantaneous Pin Input (read only).
This bit mimics the instantaneous value that is present on the NSS port pin at the time that the register is read. This input is not de-glitched.
Bit 1: $\quad$ SRMT: Shift Register Empty (Valid in Slave Mode, read only).
This bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on SCK.
NOTE: SRMT = 1 when in Master Mode.
Bit 0: RXBMT: Receive Buffer Empty (Valid in Slave Mode, read only).
This bit will be set to logic 1 when the receive buffer has been read and contains no new information. If there is new information available in the receive buffer that has not been read, this bit will return to logic 0 .
NOTE: RXBMT = 1 when in Master Mode.
$\dagger$ In slave mode, data on MOSI is sampled in the center of each data bit. In master mode, data on MISO is sampled one SYSCLK before the end of each data bit, to provide maximum settling time for the slave device. See Table 21.1 for timing parameters.

Figure 21.9. SPI0CN: SPI0 Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIF | WCOL | MODF | RXOVRN | NSSMD1 | NSSMD0 | TXBMT | SPIEN | 00000110 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |
|  |  |  |  |  |  |  | SFR Addres SFR Pag | $\begin{aligned} & 0 \times F 8 \\ & 0 \\ & 0 \end{aligned}$ |

Bit 7: SPIF: SPI0 Interrupt Flag.
This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled, setting this bit causes the CPU to vector to the SPIO interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software.
Bit 6: WCOL: Write Collision Flag.
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) to indicate a write to the SPI0 data register was attempted while a data transfer was in progress. It must be cleared by software.
Bit 5: MODF: Mode Fault Flag.
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when a master mode collision is detected (NSS is low, MSTEN $=1$, and NSSMD[1:0] = 01 ). This bit is not automatically cleared by hardware. It must be cleared by software.
Bit 4: RXOVRN: Receive Overrun Flag (Slave Mode only).
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the SPI0 shift register. This bit is not automatically cleared by hardware. It must be cleared by software.
Bits 3-2: NSSMD1-NSSMD0: Slave Select Mode.
Selects between the following NSS operation modes:
(See Section "21.2. SPI0 Master Mode Operation" on page 251 and Section "21.3. SPI0 Slave Mode Operation" on page 253).
00: 3-Wire Slave or 3-wire Master Mode. NSS signal is not routed to a port pin.
01: 4-Wire Slave or Multi-Master Mode (Default). NSS is always an input to the device.
1x: 4-Wire Single-Master Mode. NSS signal is mapped as an output from the device and will assume the value of NSSMD0.
Bit 1: TXBMT: Transmit Buffer Empty.
This bit will be set to logic 0 when new data has been written to the transmit buffer. When data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic 1 , indicating that it is safe to write a new byte to the transmit buffer.
Bit 0: SPIEN: SPI0 Enable.
This bit enables/disables the SPI.
0 : SPI disabled.
1: SPI enabled.

Figure 21.10. SPI0CKR: SPI0 Clock Rate Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCR7 | SCR6 | SCR5 | SCR4 | SCR3 | SCR2 | SCR1 | SCR0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | $\begin{aligned} & \text { SFR Addres } \\ & \text { SFR Pag } \end{aligned}$ | 0x9D |

Bits 7-0: SCR7-SCR0: SPI0 Clock Rate.
These bits determine the frequency of the SCK output when the SPI0 module is configured for master mode operation. The SCK clock frequency is a divided version of the system clock, and is given in the following equation, where SYSCLK is the system clock frequency and SPIOCKR is the 8 -bit value held in the SPI0CKR register.
$f_{S C K}=\frac{S Y S C L K}{2 \times(S P I 0 C K R+1)}$
for $0<=$ SPIOCKR $<=255$
Example: If SYSCLK $=2 \mathrm{MHz}$ and SPI0CKR $=0 x 04$,

$$
\begin{aligned}
& f_{S C K}=\frac{2000000}{2 \times(4+1)} \\
& f_{S C K}=200 \mathrm{kHz}
\end{aligned}
$$

Figure 21.11. SPI0DAT: SPI0 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | SFR Addr SFR P | $\begin{aligned} & 0 \times 9 B \\ & 0 \end{aligned}$ |

Bits 7-0: SPI0DAT: SPI0 Transmit and Receive Data.
The SPI0DAT register is used to transmit and receive SPI0 data. Writing data to SPI0DAT places the data into the transmit buffer and initiates a transfer when in Master Mode. A read of SPI0DAT returns the contents of the receive buffer.

Figure 21.12. SPI Master Timing (CKPHA = 0)


* SCK is shown for CKPOL $=0$. SCK is the opposite polarity for CKPOL $=1$.

Figure 21.13. SPI Master Timing (CKPHA = 1)


* SCK is shown for CKPOL $=0$. SCK is the opposite polarity for CKPOL $=1$.

Figure 21.14. SPI Slave Timing $(\mathbf{C K P H A}=0)$


* SCK is shown for CKPOL $=0$. SCK is the opposite polarity for CKPOL $=1$.

Figure 21.15. SPI Slave Timing (CKPHA = 1)


* SCK is shown for CKPOL $=0$. SCK is the opposite polarity for CKPOL $=1$.

Table 21.1. SPI Slave Timing Parameters

| PARAMETER | DESCRIPTION | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| MASTER MODE TIMING ${ }^{\dagger}$ (See Figure 21.12 and Figure 21.13) |  |  |  |  |
| $\mathrm{T}_{\text {MCKH }}$ | SCK High Time | $1 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {MCKL }}$ | SCK Low Time | $1 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {MIS }}$ | MISO Valid to SCK Shift Edge | $1 * \mathrm{~T}_{\text {SYSCLK }}+20$ |  | ns |
| $\mathrm{T}_{\text {MIH }}$ | SCK Shift Edge to MISO Change | 0 |  | ns |
| SLAVE MODE TIMING ${ }^{\dagger}$ (See Figure 21.14 and Figure 21.15) |  |  |  |  |
| $\mathrm{T}_{\text {SE }}$ | NSS Falling to First SCK Edge | $2 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SD }}$ | Last SCK Edge to NSS Rising | $2 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SEZ }}$ | NSS Falling to MISO Valid |  | $4 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {SDZ }}$ | NSS Rising to MISO High-Z |  | $4 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {CKH }}$ | SCK High Time | $5 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {CKL }}$ | SCK Low Time | $5 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SIS }}$ | MOSI Valid to SCK Sample Edge | $2 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SIH }}$ | SCK Sample Edge to MOSI Change | $2 * \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SOH }}$ | SCK Shift Edge to MISO Change |  | $4 * \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {SLH }}$ | Last SCK Edge to MISO Change (CKPHA = 1 ONLY) | $6 * \mathrm{~T}_{\text {SYSCLK }}$ | 8* $\mathrm{T}_{\text {SYSCLK }}$ | ns |
| ${ }^{\dagger} \mathrm{T}_{\text {SYSCLK }}$ is equal to one period of the device system clock (SYSCLK). |  |  |  |  |

## 22. UART0

UART0 is an enhanced serial port with frame error detection and address recognition hardware. UART0 may operate in full-duplex asynchronous or half-duplex synchronous modes, and mutiproccessor communication is fully supported. Receive data is buffered in a holding register, allowing UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte. A Receive Overrun bit indicates when new received data is latched into the receive buffer before the previously received byte has been read.

UART0 is accessed via its associated SFR's, Serial Control (SCON0) and Serial Data Buffer (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SCON0 accesses the Receive register and writing SCON0 accesses the Transmit register.

UART0 may be operated in polled or interrupt mode. UART0 has two sources of interrupts: a Transmit Interrupt flag, TI0 (SCON0.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI0 (SCON0.0) set when reception of a data byte is complete. UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine; they must be cleared manually by software. This allows software to determine the cause of the UART0 interrupt (transmit complete or receive complete).

Figure 22.1. UART0 Block Diagram


### 22.1. UART0 Operational Modes

UART0 provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON0 register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 22.1.

Table 22.1. UART0 Modes

| Mode | Synchronization | Baud Clock | Data Bits | Start/Stop Bits |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Synchronous | SYSCLK / 12 | 8 | None |
| 1 | Asynchronous | Timer 1, 2, 3, or 4 Overflow | 8 | 1 Start, 1 Stop |
| 2 | Asynchronous | SYSCLK /32 or SYSCLK / 64 | 9 | 1 Start, 1 Stop |
| 3 | Asynchronous | Timer 1, 2, 3, or 4 Overflow | 9 | 1 Start, 1 Stop |

### 22.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX0 pin. The TX0 pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 22.3).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. Eight data bits are transferred LSB first (see the timing diagram in Figure 22.2), and the TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the eighth bit time. Data reception begins when the REN0 Receive Enable bit (SCON0.4) is set to logic 1 and the RI0 Receive Interrupt Flag (SCON0.0) is cleared. One cycle after the eighth bit is shifted in, the RI0 flag is set and reception stops until software clears the RI0 bit. An interrupt will occur if enabled when either TI0 or RI0 are set.

The Mode 0 baud rate is SYSCLK / 12. RX0 is forced to open-drain in Mode 0 , and an external pull-up will typically be required.

Figure 22.2. UART0 Mode 0 Timing Diagram
MODE 0 TRANSMIT


MODE 0 RECEIVE


Figure 22.3. UART0 Mode 0 Interconnect


8 Extra Outputs

### 22.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0 , and if SM20 is logic 1 , the stop bit must be logic 1 .

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.

Figure 22.4. UART0 Mode 1 Timing Diagram


The baud rate generated in Mode 1 is a function of timer overflow, shown in Equation 22.1 and Equation 22.2. UART0 can use Timer 1 operating in 8-Bit Auto-Reload Mode, or Timer 2, 3, or 4 operating in Auto-reload Mode to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a rollover from all ones - ( 0 xFF for Timer 1, 0 xFFFF for Timer 2 ) - to zero) a clock is sent to the baud rate logic.

Timers 2, 3, and 4 are selected as the baud rate source with bits in the SSTA0 register (see Figure 22.9). The transmit baud rate clock is selected using the S0TCLK1 and S0TCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

The Mode 1 baud rate equations are shown below, where T1M is bit 4 of register $\mathrm{CKCON}, \mathrm{TH} 1$ is the 8 -bit reload register for Timer 1, and [RCAPnH , RCAPnL] is the 16-bit reload register for Timer 2, 3, or 4.

## Equation 22.1. Mode 1 Baud Rate using Timer 1

$$
\text { BaudRate }=\left(\frac{2^{\text {SMOD0 }}}{32}\right) \times\left(\frac{\left.S Y S C L K \times 12^{(T 1 M-1)}\right)}{(256-T H 1)}\right)
$$

Equation 22.2. Mode 1 Baud Rate using Timer 2, 3, or 4

$$
\text { BaudRate }=\frac{\text { SYSCLK }}{16 \times(65536-[\text { RCAPnH,RCAPnL }])}
$$

### 22.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Mode 2 supports multiprocessor communications and hardware address recognition (see Section 22.2). On transmit, the ninth data bit is determined by the value in TB80 (SCON0.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if RI0 is logic 0 and one of the following requirements are met:

1. SM 20 is logic 0
2. SM20 is logic 1 , the received 9 th bit is logic 1 , and the received address matches the UART0 address as described in Section 22.2.

If the above conditions are satisfied, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.

The baud rate in Mode 2 is either SYSCLK / 32 or SYSCLK / 64, according to the value of the SMOD0 bit in register SSTA0.

Equation 22.3. Mode 2 Baud Rate
BaudRate $=2^{\text {SMOD0 }} \times\left(\frac{\text { SYSCLK }}{64}\right)$

Figure 22.5. UART0 Modes 2 and 3 Timing Diagram


Figure 22.6. UART0 Modes 1, 2, and 3 Interconnect Diagram


### 22.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 uses the Mode 2 transmission protocol with the Mode 1 baud rate generation. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The baud rate is derived from Timer 1 or Timer 2, 3, or 4 overflows, as defined by Equation 22.1 and Equation 22.2. Multiprocessor communications and hardware address recognition are supported, as described in Section 22.2.

### 22.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit and the built-in UART0 address recognition hardware. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1 ; in a data byte, the ninth bit is always set to logic 0 . UART0 will recognize as "valid" (i.e., capable of causing an interrupt) two types of addresses: (1) a masked address and (2) a broadcast address at any given time. Both are described below.

### 22.2.1. Configuration of a Masked Address

The UART0 address is configured via two SFR's: SADDR0 (Serial Address) and SADEN0 (Serial Address Enable). SADEN0 sets the bit mask for the address held in SADDR0: bits set to logic 1 in SADEN0 correspond to bits in SADDR0 that are checked against the received address byte; bits set to logic 0 in SADEN0 correspond to "don't care" bits in SADDR0.

| Example 1, SLAVE \#1 |  |
| :---: | :--- |
| SADDR0 | $=00110101$ |
| SADEN0 | $=00001111$ |
| UART0 Address | $=$ xxxx0101 |


| Example 2, SLAVE \#2 |  |
| :---: | :--- |
| SADDR0 | $=00110101$ |
| SADEN0 | $=11110011$ |
| UART0 Address | $=0011 \mathrm{xx} 01$ |


| Example 3, SLAVE \#3 |  |
| :---: | :--- |
| SADDR0 | $=00110101$ |
| SADEN0 | $=11000000$ |
| UART0 Address | $=00 \mathrm{xxxxxx}$ |

Setting the SM20 bit (SCON0.5) configures UART0 such that when a stop bit is received, UART0 will generate an interrupt only if the ninth bit is logic $1(\mathrm{RB} 80=$ ' 1 ') and the received data byte matches the UART0 slave address. Following the received address interrupt, the slave will clear its SM20 bit to enable interrupts on the reception of the following data byte(s). Once the entire message is received, the addressed slave resets its SM20 bit to ignore all transmissions until it receives the next address byte. While SM20 is logic 1, UART0 ignores all bytes that do not match the UART0 address and include a ninth bit that is logic 1.

### 22.2.2. Broadcast Addressing

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The broadcast address is the logical OR of registers SADDR0 and SADEN0, and ' 0 's of the result are treated as "don't cares". Typically a broadcast address of $0 x F F$ (hexadecimal) is acknowledged by all slaves, assuming "don't care" bits as ' 1 's. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s)..

| Example 4, SLAVE \#1 |  | Example 5, SLAVE \#2 |  | Example 6, SLAVE \#3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SADDR0 | $=00110101$ | SADDR0 | $=00110101$ | SADDR0 | $=00110101$ |
| SADEN0 | $=00001111$ | SADEN0 | $=11110011$ | SADEN0 | $=11000000$ |
| Broadcast Address | $=00111111$ | Broadcast Address | $=11110111$ | Broadcast Address | $=11110101$ |

Note in the above examples 4,5 , and 6 , each slave would recognize as "valid" an address of $0 x F F$ as a broadcast address. Also note that examples 4, 5, and 6 uses the same SADDR0 and SADEN0 register values as shown in the examples 1,2 , and 3 respectively (slaves $\# 1,2$, and 3 ). Thus, a master could address each slave device individually using a masked address, and also broadcast to all three slave devices. For example, if a Master were to send an address " 11110101 ", only slave $\# 1$ would recognize the address as valid. If a master were to then send an address of "111111111", all three slave devices would recognize the address as a valid broadcast address.

Figure 22.7. UART Multi-Processor Mode Interconnect Diagram


### 22.3. Frame and Transmission Error Detection

All Modes:
The Transmit Collision bit (TXCOL0 bit in register SCON0) reads ' 1 ' if user software writes data to the SBUF0 register while a transmit is in progress. Note that the TXCOL0 bit is also used as the SM20 bit when written by user software.

Modes 1, 2, and 3:
The Receive Overrun bit (RXOVR0 in register SCON0) reads ' 1 ' if a new data byte is latched into the receive buffer before software has read the previous byte. Note that the RXOVR0 bit is also used as the SM10 bit when written by user software. The Frame Error bit (FE0 in register SCON0) reads ' 1 ' if an invalid (low) STOP bit is detected. Note that the FE0 bit is also used as the SM00 bit when written by user software.

Table 22.2. Oscillator Frequencies for Standard Baud Rates

| System Clock Frequency (MHz) | Divide Factor | Timer 1 Reload Value* | Timer 2, 3, or 4 Reload Value | Resulting Baud Rate (Hz)** |
| :---: | :---: | :---: | :---: | :---: |
| 100.0 | 864 | 0xCA | 0xFFCA | 115200 (115741) |
| 99.5328 | 864 | 0xCA | 0xFFCA | 115200 |
| 50.0 | 432 | 0xE5 | 0xFFE5 | 115200 (115741) |
| 49.7664 | 432 | 0xE5 | 0xFFE5 | 115200 |
| 24.0 | 208 | 0xF3 | 0xFFF3 | 115200 (115384) |
| 22.1184 | 192 | 0xF4 | 0xFFF4 | 115200 |
| 18.432 | 160 | 0xF6 | 0xFFF6 | 115200 |
| 11.0592 | 96 | 0xFA | 0xFFFA | 115200 |
| 3.6864 | 32 | 0xFE | 0xFFFE | 115200 |
| 1.8432 | 16 | 0xFF | 0xFFFF | 115200 |
| 100.0 | 3472 | 0x27 | 0xFF27 | 28800 (28802) |
| 99.5328 | 3456 | 0x28 | 0xFF28 | 28800 |
| 50.0 | 1744 | 0x93 | 0xFF93 | 28800 (28670) |
| 49.7664 | 1728 | 0x94 | 0xFF94 | 28800 |
| 24.0 | 832 | 0xCC | 0xFFCC | 28800 (28846) |
| 22.1184 | 768 | 0xD0 | 0xFFD0 | 28800 |
| 18.432 | 640 | 0xD8 | 0xFFD8 | 28800 |
| 11.0592 | 348 | 0xE8 | 0xFFE8 | 28800 |
| 3.6864 | 128 | 0xF8 | 0xFFF8 | 28800 |
| 1.8432 | 64 | 0xFC | 0xFFFC | 28800 |
| 100.0 | 10416 | - | 0xFD75 | 9600 (9601) |
| 99.5328 | 10368 | - | 0xFD78 | 9600 |
| 50.0 | 5216 | - | 0xFEBA | 9600 (9586) |
| 49.7664 | 5184 | - | 0xFEBC | 9600 |
| 24.0 | 2496 | 0x64 | 0xFF64 | 9600 (9615) |
| 22.1184 | 2304 | 0x70 | 0xFF70 | 9600 |
| 18.432 | 1920 | 0x88 | 0xFF88 | 9600 |
| 11.0592 | 1152 | 0xB8 | 0xFFB8 | 9600 |
| 3.6864 | 384 | 0xE8 | 0xFFE8 | 9600 |
| 1.8432 | 192 | 0xF4 | 0xFFF4 | 9600 |

* Assumes SMOD0=1 and T1M=1.
** Numbers in parenthesis show the actual baud rate.

Figure 22.8. SCON0: UART0 Control Register


Figure 22.9. SSTA0: UART0 Status and Clock Selection Register


Figure 22.10. SBUF0: UART0 Data Buffer Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 | Bit1 |  |  |
| Bit7 |  |  | Bit0 |  |  |  |  |
|  |  |  | Addr SFR P |  |  |  |  |
| Bits7-0: | SBUF0.[7:0]: UART0 Buffer Bits 7-0 (MSB-LSB) <br> This is actually two registers; a transmit and a receive buffer register. When data is moved to SBUF0, it goes to the transmit buffer and is held for serial transmission. Moving a byte to SBUF0 is what initiates the transmission. When data is moved from SBUF0, it comes from the receive buffer. |  |  |  |  |  |  |  |

Figure 22.11. SADDR0: UART0 Slave Address Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | $\begin{aligned} & \text { Reset Value } \\ & 00000000 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 Bit3 |  | Bit2 | Bit1 | Bit0 |  |
|  |  |  | Addr SFR P |  |  |  |  |
| Bits7-0: | SADDR0.[7:0]: UART0 Slave Address <br> The contents of this register are used to define the UART0 slave address. Register SADEN0 is a bit mask to determine which bits of SADDR0 are checked against a received address: corresponding bits set to logic 1 in SADEN0 are checked; corresponding bits set to logic 0 are "don't cares". |  |  |  |  |  |  |  |

Figure 22.12. SADEN0: UART0 Slave Address Enable Register


C8051F120/1/2/3/4/5/6/7

## Notes

## 23. UART1

UART1 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "23.1. Enhanced Baud Rate Generation" on page 276). Received data buffering allows UART1 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART1 has two associated SFRs: Serial Control Register 1 (SCON1) and Serial Data Buffer 1 (SBUF1). The single SBUF1 location provides access to both transmit and receive registers. Reading SBUF1 accesses the buffered Receive register; writing SBUF1 accesses the Transmit register.

With UART1 interrupts enabled, an interrupt is generated each time a transmit is completed (TI1 is set in SCON1), or a data byte has been received (RI1 is set in SCON1). The UART1 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART1 interrupt (transmit complete or receive complete).

Figure 23.1. UART1 Block Diagram


### 23.1. Enhanced Baud Rate Generation

The UART1 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 23.2), which is not user-accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.

Figure 23.2. UART1 Baud Rate Logic


Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 287). The Timer 1 reload value should be set so that overflows will occur at two times the desired baud rate. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12 , SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART1 baud rate is determined by Equation 23.1.

## Equation 23.1. UART1 Baud Rate

$$
\text { UARTBaudRate }=\frac{T 1_{C L K}}{(256-T 1 H)} \times \frac{1}{2}
$$

Where $T 1_{C L K}$ is the frequency of the clock supplied to Timer 1 , and $T 1 H$ is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "24.1. Timer 0 and Timer 1 " on page 285. A quick reference for typical baud rates and system clock frequencies is given in Table 23.1 through Table 23.5. Note that the internal oscillator or PLL may still generate the system clock when the external oscillator is driving Timer 1 (see Section "24.1. Timer 0 and Timer 1 " on page 285 for more details).

### 23.2. Operational Modes

UART1 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S1MODE bit (SCON1.7). Typical UART connection options are shown below.

Figure 23.3. UART Interconnect Diagram


### 23.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX1 pin and received at the RX1 pin. On receive, the eight data bits are stored in SBUF1 and the stop bit goes into RB81 (SCON1.2).

Data transmission begins when software writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: RI1 must be logic 0 , and if MCE1 is $\operatorname{logic} 1$, the stop bit must be logic 1 . In the event of a receive data overrun, the first received 8 bits are latched into the SBUF1 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF1, the stop bit is stored in RB81 and the RI1 flag is set. If these conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set. An interrupt will occur if enabled when either TI1 or RI1 is set.

Figure 23.4. 8-Bit UART Timing Diagram


## C8051F120/1/2/3/4/5/6/7

### 23.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB81 (SCON1.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB81 (SCON1.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to ' 1 '. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: (1) RI1 must be logic 0 , and (2) if MCE1 is logic 1, the 9 th bit must be logic 1 (when MCE1 is logic 0 , the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF1, the ninth bit is stored in RB81, and the RI1 flag is set to ' 1 '. If the above conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set to ' 1 '. A UART1 interrupt will occur if enabled when either TI1 or RI1 is set to ' 1 '.

Figure 23.5. 9-Bit UART Timing Diagram


### 23.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1 ; in a data byte, the ninth bit is always set to logic 0 .

Setting the MCE1 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one $($ RB81 $=1)$ signifying an address byte has been received. In the UART interrupt handler, software should compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave should clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave should reset its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).

Figure 23.6. UART Multi-Processor Mode Interconnect Diagram


Figure 23.7. SCON1: Serial Port 1 Control Register


Figure 23.8. SBUF1: Serial (UART1) Port Data Buffer Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  | R Add SFR P |  |  |  |  |  |
| Bits7-0: | SBUF1[7:0]: Serial Data Buffer Bits 7-0 (MSB-LSB) <br> This SFR accesses two registers; a transmit shift register and a receive latch register. When data is written to SBUF1, it goes to the transmit shift register and is held for serial transmission. Writing a byte to SBUF1 is what initiates the transmission. A read of SBUF1 returns the contents of the receive latch. |  |  |  |  |  |  |  |

Table 23.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator

|  | Frequency: 24.5 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target <br> Baud Rate <br> (bps) | Baud Rate \% Error | Oscillator <br> Divide <br> Factor | Timer Clock Source | SCA1-SCA0 (pre-scale select) $^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 <br> Reload <br> Value (hex) |
|  | 230400 | -0.32\% | 106 | SYSCLK | XX | 1 | 0xCB |
|  | 115200 | -0.32\% | 212 | SYSCLK | XX | 1 | 0x96 |
|  | 57600 | 0.15\% | 426 | SYSCLK | XX | 1 | 0x2B |
|  | 28800 | -0.32\% | 848 | SYSCLK / 4 | 01 | 0 | 0x96 |
|  | 14400 | 0.15\% | 1704 | SYSCLK / 12 | 00 | 0 | 0xB9 |
|  | 9600 | -0.32\% | 2544 | SYSCLK / 12 | 00 | 0 | 0x96 |
|  | 2400 | -0.32\% | 10176 | SYSCLK / 48 | 10 | 0 | 0x96 |
|  | 1200 | 0.15\% | 20448 | SYSCLK / 48 | 10 | 0 | 0x2B |

X = Don't care
${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.
Table 23.2. Timer Settings for Standard Baud Rates Using an External Oscillator

|  | Frequency: 25.0 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \hline \text { Target } \\ & \text { Baud Rate } \\ & \text { (bps) } \\ & \hline \end{aligned}$ | Baud Rate \% Error | Oscillator <br> Divide <br> Factor | Timer Clock Source | $\begin{aligned} & \text { SCA1-SCA0 } \\ & \text { (pre-scale select) }^{\dagger} \end{aligned}$ | T1M ${ }^{\dagger}$ | Timer 1 <br> Reload <br> Value (hex) |
|  | 230400 | -0.47\% | 108 | SYSCLK | XX | 1 | 0xCA |
|  | 115200 | 0.45\% | 218 | SYSCLK | XX | 1 | 0x93 |
|  | 57600 | -0.01\% | 434 | SYSCLK | XX | 1 | 0x27 |
|  | 28800 | 0.45\% | 872 | SYSCLK / 4 | 01 | 0 | 0x93 |
|  | 14400 | -0.01\% | 1736 | SYSCLK / 4 | 01 | 0 | 0x27 |
|  | 9600 | 0.15\% | 2608 | EXTCLK / 8 | 11 | 0 | 0x5D |
|  | 2400 | 0.45\% | 10464 | SYSCLK / 48 | 10 | 0 | 0x93 |
|  | 1200 | -0.01\% | 20832 | SYSCLK / 48 | 10 | 0 | 0x27 |
|  | 57600 | -0.47\% | 432 | EXTCLK / 8 | 11 | 0 | 0xE5 |
|  | 28800 | -0.47\% | 864 | EXTCLK / 8 | 11 | 0 | 0xCA |
|  | 14400 | 0.45\% | 1744 | EXTCLK / 8 | 11 | 0 | 0x93 |
|  | 9600 | 0.15\% | 2608 | EXTCLK / 8 | 11 | 0 | 0x5D |

X = Don't care
${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.

Table 23.3. Timer Settings for Standard Baud Rates Using an External Oscillator

|  | Frequency: 22.1184 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target <br> Baud Rate <br> (bps) | Baud Rate \% Error | Oscillator <br> Divide <br> Factor | Timer Clock Source | SCA1-SCA0 (pre-scale select) $^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 Reload Value (hex) |
|  | 230400 | 0.00\% | 96 | SYSCLK | XX | 1 | 0xD0 |
|  | 115200 | 0.00\% | 192 | SYSCLK | XX | 1 | 0xA0 |
|  | 57600 | 0.00\% | 384 | SYSCLK | XX | 1 | 0x40 |
|  | 28800 | 0.00\% | 768 | SYSCLK / 12 | 00 | 0 | 0xE0 |
|  | 14400 | 0.00\% | 1536 | SYSCLK / 12 | 00 | 0 | 0xC0 |
|  | 9600 | 0.00\% | 2304 | SYSCLK / 12 | 00 | 0 | 0xA0 |
|  | 2400 | 0.00\% | 9216 | SYSCLK / 48 | 10 | 0 | 0xA0 |
|  | 1200 | 0.00\% | 18432 | SYSCLK / 48 | 10 | 0 | 0x40 |
|  | 230400 | 0.00\% | 96 | EXTCLK / 8 | 11 | 0 | 0xFA |
|  | 115200 | 0.00\% | 192 | EXTCLK / 8 | 11 | 0 | 0xF4 |
|  | 57600 | 0.00\% | 384 | EXTCLK / 8 | 11 | 0 | 0xE8 |
|  | 28800 | 0.00\% | 768 | EXTCLK / 8 | 11 | 0 | 0xD0 |
|  | 14400 | 0.00\% | 1536 | EXTCLK / 8 | 11 | 0 | 0xA0 |
|  | 9600 | 0.00\% | 2304 | EXTCLK / 8 | 11 | 0 | 0x70 |

${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.
Table 23.4. Timer Settings for Standard Baud Rates Using the PLL

| Frequency: 50.0 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \begin{array}{l} \text { Target } \\ \text { Baud Rate } \\ \text { (bps) } \end{array} \\ & \hline \end{aligned}$ | Baud Rate \% Error | Oscillator <br> Divide <br> Factor | Timer Clock Source | SCA1-SCA0 <br> (pre-scale select) $^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 <br> Reload <br> Value (hex) |
| 230400 | 0.45\% | 218 | SYSCLK | XX | 1 | 0x93 |
| 115200 | -0.01\% | 434 | SYSCLK | XX | 1 | 0x27 |
| 57600 | 0.45\% | 872 | SYSCLK / 4 | 01 | 0 | 0x93 |
| 28800 | -0.01\% | 1736 | SYSCLK / 4 | 01 | 0 | 0x27 |
| 14400 | 0.22\% | 3480 | SYSCLK / 12 | 00 | 0 | 0x6F |
| 9600 | -0.01\% | 5208 | SYSCLK / 12 | 00 | 0 | 0x27 |
| 2400 | -0.01\% | 20832 | SYSCLK / 48 | 10 | 0 | 0x27 |
| X = Don't care |  |  |  |  |  |  |

${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.

Table 23.5. Timer Settings for Standard Baud Rates Using the PLL

| Frequency: 100.0 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Target Baud Rate (bps) | Baud Rate \% Error | Oscillator <br> Divide <br> Factor | Timer Clock Source | SCA1-SCA0 (pre-scale select) $^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 <br> Reload <br> Value (hex) |
| 230400 | -0.01\% | 434 | SYSCLK | XX | 1 | 0x27 |
| 115200 | 0.45\% | 872 | SYSCLK / 4 | 01 | 0 | 0x93 |
| 57600 | -0.01\% | 1736 | SYSCLK / 4 | 01 | 0 | 0x27 |
| 28800 | 0.22\% | 3480 | SYSCLK / 12 | 00 | 0 | 0x6F |
| 14400 | -0.47\% | 6912 | SYSCLK / 48 | 10 | 0 | 0xB8 |
| 9600 | 0.45\% | 10464 | SYSCLK / 48 | 10 | 0 | 0x93 |
| X = Don't care |  |  |  |  |  |  |
| ${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1. |  |  |  |  |  |  |

## 24. TIMERS

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16 -bit counter/timers compatible with those found in the standard 8051. Timer 2, Timer 3, and Timer 4 are 16-bit auto-reload and capture counter/timers for use with the ADC, DAC's, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 3 offers 16 -bit auto-reload and capture. Timers 2 and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a $50 \%$ duty-cycle square-wave (toggle output) at an external port pin.

| Timer 0 and Timer 1 Modes: | Timer 2, 3 and 4 Modes: |
| :---: | :---: |
| 13-bit counter/timer | 16-bit counter/timer with auto-reload |
| 16-bit counter/timer | 16-bit counter/timer with capture |
| 8-bit counter/timer with auto-reload | Toggle Output (Timer 2 and 4 only) |
| Two 8-bit counter/timers (Timer 0 only) |  |

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See Figure 24.6 for pre-scaled clock selection).

Timer $0 / 1$ may then be configured to use this pre-scaled clock signal or the system clock. Timer 2,3 , or 4 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

### 24.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "12.7.5. Interrupt Register Descriptions" on page 149); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 12.7.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently.

### 24.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13 -bit counter/timers in Mode 0 . The following describes the configuration and operation of Timer 0 . However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0 .

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from $0 \times 1$ FFF (all ones) to $0 \times 0000$, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system

clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 24.6).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is logic-level 1 . Setting GATE0 to ' 1 ' allows the timer to be controlled by the external input signal /INT0 (see Section "12.7.5. Interrupt Register Descriptions" on page 149), facilitating pulse width measurements.

| TR0 | GATE0 | /INT0 | Counter/Timer |
| :---: | :---: | :---: | :---: |
| 0 | X | X | Disabled |
| 1 | 0 | X | Enabled |
| 1 | 1 | 0 | Disabled |
| 1 | 1 | 1 | Enabled |

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0 . The input signal /INT1 is used with Timer 1.

Figure 24.1. T0 Mode 0 Block Diagram


### 24.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0 , except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

### 24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8 -bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from $0 x F F$ to $0 x 00$, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0 .

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0 . Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.

Figure 24.2. T0 Mode 2 Block Diagram


### 24.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8 -bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0,1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0 , 1 , or 2 . To disable Timer 1, configure it for Mode 3.

Figure 24.3. T0 Mode 3 Block Diagram


Figure 24.4. TCON: Timer Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |
|  |  |  |  |  |  |  | SFR Add SFR P | $\begin{aligned} & 0 \times 88 \\ & 0 \end{aligned}$ |

Bit7: TF1: Timer 1 Overflow Flag.
Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.
0 : No Timer 1 overflow detected.
1: Timer 1 has overflowed.
Bit6: TR1: Timer 1 Run Control.
0 : Timer 1 disabled.
1: Timer 1 enabled.
Bit5: TF0: Timer 0 Overflow Flag.
Set by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.
0 : No Timer 0 overflow detected.
1: Timer 0 has overflowed.
Bit4: TR0: Timer 0 Run Control.
0 : Timer 0 disabled.
1: Timer 0 enabled.
Bit3: IE1: External Interrupt 1.
This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if $\mathrm{IT} 1=1$. This flag is the inverse of the /INT1 signal.
Bit2: IT1: Interrupt 1 Type Select.
This bit selects whether the configured /INT1 interrupt will be falling-edge sensitive or active-low.
0 : /INT1 is level triggered, active-low.
1:/INT1 is edge triggered, falling-edge.
Bit1: IE0: External Interrupt 0 .
This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if $\mathrm{IT} 0=1$. This flag is the inverse of the /INT0 signal.
Bit0: IT0: Interrupt 0 Type Select.
This bit selects whether the configured /INT0 interrupt will be falling-edge sensitive or active-low. 0 : /INT0 is level triggered, active logic-low.
1:/INT0 is edge triggered, falling-edge.

Figure 24.5. TMOD: Timer Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GATE1 | C/T1 | T1M1 | T1M0 | GATE0 | C/T0 | T0M1 | T0M0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | SFR Addres SFR Pag | $\begin{aligned} & 0 \times 89 \\ & 0 \end{aligned}$ |

Bit7: GATE1: Timer 1 Gate Control.
0 : Timer 1 enabled when TR $1=1$ irrespective of /INT1 logic level.
1: Timer 1 enabled only when TR1 $=1$ AND /INT1 $=$ logic 1 .
Bit6: C/T1: Counter/Timer 1 Select.
0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).
1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1).
Bits5-4: T1M1-T1M0: Timer 1 Mode Select.
These bits select the Timer 1 operation mode.

| T1M1 | T1M0 | Mode |
| :---: | :---: | :---: |
| 0 | 0 | Mode 0: 13-bit counter/timer |
| 0 | 1 | Mode 1: 16-bit counter/timer |
| 1 | 0 | Mode 2: 8-bit counter/timer with auto-reload |
| 1 | 1 | Mode 3: Timer 1 inactive |

Bit3: GATE0: Timer 0 Gate Control.
0 : Timer 0 enabled when TR $0=1$ irrespective of /INT0 logic level.
1: Timer 0 enabled only when TR0 $=1$ AND /INT0 $=$ logic 1 .
Bit2: $\quad$ C/T0: Counter/Timer Select.
0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).
1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0).
Bits1-0: T0M1-T0M0: Timer 0 Mode Select.
These bits select the Timer 0 operation mode.

| T0M1 | T0M0 | Mode |
| :---: | :---: | :---: |
| 0 | 0 | Mode 0: 13-bit counter/timer |
| 0 | 1 | Mode 1: 16-bit counter/timer |
| 1 | 0 | Mode 2: 8-bit counter/timer with auto-reload |
| 1 | 1 | Mode 3: Two 8-bit counter/timers |

Figure 24.6. CKCON: Clock Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | T1M | T0M | - | SCA1 | SCA0 |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bits7-5: UNUSED. Read $=000 \mathrm{~b}$, Write $=$ don't care.
Bit4: T1M: Timer 1 Clock Select.
This select the clock source supplied to Timer 1 . T1M is ignored when $\mathrm{C} / \mathrm{T} 1$ is set to logic 1 .
0 : Timer 1 uses the clock defined by the prescale bits, SCA1-SCA0.
1: Timer 1 uses the system clock.
Bit3: T0M: Timer 0 Clock Select.
This bit selects the clock source supplied to Timer 0 . T0M is ignored when $\mathrm{C} / \mathrm{T} 0$ is set to logic 1 .
0 : Counter/Timer 0 uses the clock defined by the prescale bits, SCA1-SCA0.
1: Counter/Timer 0 uses the system clock.
Bit2: $\quad$ UNUSED. Read $=0 b$, Write $=$ don't care.
Bits1-0: SCA1-SCA0: Timer 0/1 Prescale Bits
These bits control the division of the clock supplied to Timer 0 and/or Timer 1 if configured to use prescaled clock inputs.

| SCA1 | SCA0 | Prescaled Clock |
| :---: | :---: | :---: |
| 0 | 0 | System clock divided by 12 |
| 0 | 1 | System clock divided by 4 |
| 1 | 0 | System clock divided by 48 |
| 1 | 1 | External clock divided by $8 \dagger$ |

$\dagger$ Note: External clock divided by 8 is synchronized with the system clock.

Figure 24.7. TL0: Timer 0 Low Byte


Figure 24.8. TL1: Timer 1 Low Byte


Figure 24.9. TH0: Timer 0 High Byte


Figure 24.10. TH1: Timer 1 High Byte

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
|  |  |  |  |  |  |  | SFR Address: 0x8D SFR Page: 0 |
| Bits 7-0: TH1: Timer 1 High Byte. <br> The TH1 register is the high byte of the 16-bit Timer 1. |  |  |  |  |  |  |  |

### 24.2. Timer 2, Timer 3, and Timer 4

Timers 2, 3 , and 4 are 16 -bit counter/timers, each formed by two 8 -bit SFR's: TMRnL (low byte) and TMRnH (high byte) where $\mathrm{n}=2,3$, and 4 for timers 2,3 , and 4 respectively. Timers 2 and 4 feature auto-reload, capture, and toggle output modes with the ability to count up or down. Timer 3 features auto-reload and capture modes, with the ability to count up or down. Capture Mode and Auto-reload mode are selected using bits in the Timer 2, 3, and 4 Control registers (TMRnCN). Toggle output mode is selected using the Timer 2 or 4 Configuration registers (TMRnCF). These timers may also be used to generate a square-wave at an external pin. As with Timers 0 and 1, Timers 2, 3, and 4 can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/Tn bit (TMRnCN.1) configures the peripheral as a counter or timer. Clearing $\mathrm{C} / \mathrm{Tn}$ configures the Timer to be in a timer mode (i.e., the system clock or transitions on an external pin as the input for the timer). When $\mathrm{C} / \mathrm{Tn}$ is set to 1 , the timer is configured as a counter (i.e., high-tolow transitions at the Tn input pin increment (or decrement) the counter/timer register. Timer 3 and Timer 2 share the T2 input pin. Refer to Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217 for information on selecting and configuring external I/O pins for digital peripherals, such as the Tn pin. Timer 2 and 3 can be used to start an ADC Data Conversion and Timers 2, 3, and 4 can schedule DAC outputs. Only Timer 1 can be used to generate baud rates for UART 1, and Timers $1,2,3$, or 4 may be used to generate baud rates for UART 0 .

Timer 2, 3, and 4 can use either SYSCLK, SYSCLK divided by 2 , SYSCLK divided by 12 , an external clock divided by 8 , or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the $\mathrm{C} / \mathrm{Tn}$ bit (TnCON.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by two, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see Figure 24.14). When $\mathrm{C} / \mathrm{Tn}$ is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/ timer register (i.e., configured as a counter).

### 24.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's Decrement Enable Bit (DCEN) in the Timer Configuration Register (See Figure 24.14) is set to ' 1 ', the timer can then count $u p$ or down. When DCEN = 1, the direction of the timer's count is controlled by the TnEX pin's logic level (Timer 3 shares the T2EX pin with Timer 2). When $\operatorname{TnEX}=1$, the counter/timer will count up; when $\operatorname{TnEX}=0$, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCEN = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCEN $=1$.

## C8051F120/1/2/3/4/5/6/7

### 24.2.2. Capture Mode

In Capture Mode, Timer 2, 3, and 4 will operate as a 16 -bit counter/timer with capture facility. When the Timer External Enable bit (found in the TMRnCN register) is set to ' 1 ', a high-to-low transition on the TnEX input pin (Timer 3 shares the T2EX pin with Timer 2) causes the 16-bit value in the associated timer (THn, TLn) to be loaded into the capture registers ( $\mathrm{RCAPnH}, \mathrm{RCAPnL}$ ). If a capture is triggered in the counter/timer, the Timer External Flag (TMRnCN.6) will be set to ' 1 ' and an interrupt will occur if the interrupt is enabled. See Section "12.7. Interrupt Handler" on page 146 for further information concerning the configuration of interrupt sources.

As the 16-bit timer register increments and overflows TMRnH:TMRnL, the TFn Timer Overflow/Underflow Flag (TMRnCN.7) is set to ' 1 ' and an interrupt will occur if the interrupt is enabled. The timer can be configured to count down by setting the Decrement Enable Bit (TMRnCF.0) to ' 1 '. This will cause the timer to decrement with every timer clock/count event and underflow when the timer transitions from 0 x 0000 to 0 xFFFF . Just as in overflows, the Overflow/Underflow Flag (TFn) will be set to ' 1 ', and an interrupt will occur if enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RLn (TMRnCN.0) and the Timer 2, 3, and 4 Run Control bit TRn (TnCON.2) to logic 1. The Timer 2, 3, and 4 respective External Enable EXENn (TnCON.3) must also be set to logic 1 to enable captures. If EXENn is cleared, transitions on TnEX will be ignored.

Figure 24.11. T2, 3, and 4 Capture Mode Block Diagram


### 24.2.3. Auto-Reload Mode

In Auto-Reload Mode, the counter/timer can be configured to count up or down and cause an interrupt/flag to occur upon an overflow/underflow event. When counting up, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) upon overflow/underflow, and the values in the Reload/Capture Registers (RCAPnH and RCAPnL) are loaded into the timer and the timer is restarted. When the Timer External Enable Bit (EXENn) bit is set to ' 1 ' and the Decrement Enable Bit (DCEN) is ' 0 ', a falling edge (' 1 '-to-' 0 ' transition) on the TnEX pin will cause a timer reload. Note that timer overflows will also cause auto-reloads. When DCEN is set to ' 1 ', the state of the TnEX pin controls whether the counter/timer counts $u p$ (increments) or down (decrements), and will not cause an auto-reload or interrupt event (Timer 3 shares the T2EX pin with Timer 2). See Section 24.2.1 for information concerning configuration of a timer to count down.

When counting down, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) when the value in the TMRnH and TMRnL registers matches the 16-bit value in the Reload/Capture Registers (RCAPnH and RCAPnL). This is considered an underflow event, and will cause the timer to load the value 0xFFFF. The timer is automatically restarted when an underflow occurs.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RLn bit. Setting TRn to logic 1 enables and starts the timer.

In Auto-Reload Mode, the External Flag (EXFn) toggles upon every overflow or underflow and does not cause an interrupt. The EXFn flag can be used as the most significant bit (MSB) of a 17-bit counter.

Figure 24.12. T2, 3, and 4 Auto-reload Mode Block Diagram


### 24.2.4. Toggle Output Mode (Timer 2 and Timer 4 Only)

Timers 2 and 4 have the capability to toggle the state of their respective output port pins (T2 or T4) to produce a $50 \%$ duty cycle waveform output. The port pin state will change upon the overflow or underflow of the respective timer (depending on whether the timer is counting $u p$ or down). The toggle frequency is determined by the clock source of

## C8051F120/1/2/3/4/5/6/7

the timer and the values loaded into RCAPnH and RCAPnL. When counting DOWN, the auto-reload value for the timer is $0 x F F F F$, and underflow will occur when the value in the timer matches the value stored in RCAPnH:RCAPnL. When counting UP, the auto-reload value for the timer is RCAPnH:RCAPnL, and overflow will occur when the value in the timer transitions from $0 x F F F F$ to the reload value.

To output a square wave, the timer is placed in reload mode (the Capture/Reload Select Bit in TMRnCN and the Timer/Counter Select Bit in TMRnCN are cleared to ' 0 '). The timer output is enabled by setting the Timer Output Enable Bit in TMRnCF to ' 1 '. The timer should be configured via the timer clock source and reload/underflow values such that the timer overflow/underflows at $1 / 2$ the desired output frequency. The port pin assigned by the crossbar as the timer's output pin should be configured as a digital output (see Section "19. PORT INPUT/OUTPUT" on page 215). Setting the timer's Run Bit (TRn) to ' 1 ' will start the toggle of the pin. A Read/Write of the Timer's Toggle Output State Bit (TMRnCF.2) is used to read the state of the toggle output, or to force a value of the output. This is useful when it is desired to start the toggle of a pin in a known state, or to force the pin into a desired state when the toggle mode is halted.

## Equation 24.1. Square Wave Frequency (Timer 2 and Timer 4 Only)

If timer is configured to count up:

$$
F_{s q}=\frac{F_{T C L K}}{2 \times(65536-R C A P n)}
$$

If timer is configured to count down:

$$
F_{s q}=\frac{F_{T C L K}}{2 \times(1+R C A P n)}
$$

Figure 24.13. TMRnCN: Timer 2, 3, and 4 Control Registers

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TFn | EXFn |  |  | EXENn | TRn | C/Tn | CP/RLn | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit Addressable |
| SFR Address: TMR2CN:0xC8;TMR3CN:0xC8;TMR4CN:0xC8 SFR Page: TMR2CN: page $0 ;$ TMR3CN: page $1 ;$ TMR4CN: page 2 |  |  |  |  |  |  |  |  |
| Bit7: | TFn: Timer 2, 3, and 4 Overflow/Underflow Flag. <br> Set by hardware when either the Timer overflows from $0 x F F F F$ to $0 x 0000$, underflows from the value placed in RCAPnH:RCAPnL to 0xFFFF (in Auto-reload Mode), or underflows from 0x0000 to 0xFFFF (in Capture Mode). When the Timer interrupt is enabled, setting this bit causes the CPU to vector to the Timer interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit6: | EXFn: Timer 2, 3, or 4 External Flag. <br> Set by hardware when either a capture or reload is caused by a high-to-low transition on the TnEX input pin and EXENn is logic 1. When the Timer interrupt is enabled, setting this bit causes the CPU to vector to the Timer Interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit5-4: | Reserved. |  |  |  |  |  |  |  |
| Bit3: | EXENn: Timer 2, 3, and 4 External Enable. <br> Enables high-to-low transitions on TnEX to trigger captures, reloads, and control the direction of the timer/counter (up or down count). If $\operatorname{DECEN}=1, \mathrm{TnEX}$ will determine if the timer counts up or down when in Auto-reload Mode. If EXENn $=1$, TnEX should be configured as a digital input. <br> 0: Transitions on the TnEX pin are ignored. <br> 1: Transitions on the TnEX pin cause capture, reload, or control the direction of timer count (up or down) as follows: <br> Capture Mode: '1'-to-'0' Transition on TnEX pin causes RCAPnH:RCAPnL to capture timer value. Auto-Reload Mode: |  |  |  |  |  |  |  |
| DCEN $=0$ : ' 1 '-to-' 0 ' transition causes reload of timer and sets the EXFn Flag. <br> DCEN $=1:$ TnEX logic level controls direction of timer (up or down). |  |  |  |  |  |  |  |  |
| Bit2: | TRn: Timer 2, 3, and 4 Run Control. <br> This bit enables/disables the respective Timer. 0 : Timer disabled. <br> 1: Timer enabled and running/counting. |  |  |  |  |  |  |  |
| Bit1: | C/Tn: Counter/Timer Select. <br> 0: Timer Function: Timer incremented by clock defined by TnM1:TnM0 (TMRnCF.4:TMRnCF.3). <br> 1: Counter Function: Timer incremented by high-to-low transitions on external input pin. |  |  |  |  |  |  |  |
| Bit0: | This bit selects whether the Timer functions in capture or auto-reload mode. 0 : Timer is in Auto-Reload Mode. <br> 1: Timer is in Capture Mode. |  |  |  |  |  |  |  |

Note: Timer 3 and Timer 2 share the T2 and T2EX pins.

Figure 24.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers


Figure 24.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte


Figure 24.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte


Figure 24.17. TMRnL: Timer 2, 3, and 4 Low Byte


Figure 24.18. TMRnH Timer 2, 3, and 4 High Byte

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| SFR Address: TMR2H: 0xCD; TMR3H: 0xCD; TMR4H: 0xCD SFR Page: TMR2H: page 0 ; TMR3H: page 1 ; TMR4H: page 2 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Bits 7-0: TH2, 3, and 4: Timer 2, 3, and 4 High Byte. <br> The TH2, 3, and 4 register contains the high byte of the 16 -bit Timer 2, 3, and 4 |  |  |  |  |  |  |  |  |

## 25. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. PCA0 consists of a dedicated 16-bit counter/timer and six 16-bit capture/ compare modules. Each capture/compare module has its own associated I/O line ( CEXn ) which is routed through the Crossbar to Port I/O when enabled (See Section "19.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 217). The counter/timer is driven by a programmable timebase that can select between six inputs as its source: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8 , Timer 0 overflow, or an external clock signal on the ECI line. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each is described in Section 25.2). The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 25.1.

Figure 25.1. PCA Block Diagram


## C8051F120/1/2/3/4/5/6/7

### 25.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 25.1.

When the counter/timer overflows from $0 \times \mathrm{xFFFF}$ to 0 x 0000 , the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

Table 25.1. PCA Timebase Input Options

| CPS2 | CPS1 | CPS0 | Timebase |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | System clock divided by 12 |
| 0 | 0 | 1 | System clock divided by 4 |
| 0 | 1 | 0 | Timer 0 overflow |
| 0 | 1 | 1 | High-to-low transitions on ECI (max rate = system clock divided by 4) |
| 1 | 0 | 0 | System clock |
| 1 | 0 | 1 | External oscillator source divided by $8 \dagger$ |

$\dagger$ Note: External clock divided by 8 is synchronized with the system clock.

Figure 25.2. PCA Counter/Timer Block Diagram


### 25.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 25.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA0 capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 25.3 for details on the PCA interrupt configuration.

Table 25.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

| PWM16 | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | Operation Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 1 | 0 | 0 | 0 | 0 | X | Capture triggered by positive edge on <br> CEXn |
| X | X | 0 | 1 | 0 | 0 | 0 | X | Capture triggered by negative edge on <br> CEXn |
| X | X | 1 | 1 | 0 | 0 | 0 | X | Capture triggered by transition on <br> CEXn |
| X | 1 | 0 | 0 | 1 | 0 | 0 | X | Software Timer |
| X | 1 | 0 | 0 | 1 | 1 | 0 | X | High Speed Output |
| X | 1 | 0 | 0 | 0 | 1 | 1 | X | Frequency Output |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 8-Bit Pulse Width Modulator |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 16 -Bit Pulse Width Modulator |
| X = Don't Care |  |  |  |  |  |  |  |  |

Figure 25.3. PCA Interrupt Block Diagram


### 25.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes PCA0 to capture the value of the PCA0 counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-tohigh transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.

Figure 25.4. PCA Capture Mode Diagram


Note: The signal at CEXn must be high or low for at least 2 system clock cycles in order to be valid.

### 25.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16 -bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Figure 25.5. PCA Software Timer Mode Diagram


### 25.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Figure 25.6. PCA High Speed Output Mode Diagram


### 25.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 25.1.

## Equation 25.1. Square Wave Frequency Output

$$
F_{s q r}=\frac{F_{P C A}}{2 \times P C A 0 C P H n}
$$

Note: A value of $0 \times 00$ in the PCA0CPHn register is equal to 256 for this equation.

Where $F_{P C A}$ is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA0 counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.

Figure 25.7. PCA Frequency Output Mode


### 25.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA0 counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA0 counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be high. When the count value in PCA0L overflows, the CEXn output will be low (see Figure 25.8). Also, when the counter/timer low byte (PCA0L) overflows from 0 xFF to 0 x 00 , PCA0CPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCA0H) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 25.2.

Equation 25.2. 8-Bit PWM Duty Cycle

$$
\text { DutyCycle }=\frac{(256-P C A 0 C P H n)}{256}
$$

Figure 25.8. PCA 8-Bit PWM Mode Diagram


### 25.2.6. 16-Bit Pulse Width Modulator Mode

Each PCA0 module may also be operated in 16 -Bit PWM mode. In this mode, the 16 -bit capture/compare module defines the number of PCA0 clocks for the low time of the PWM signal. When the PCA0 counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA0 CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, CCFn should also be set to logic 1 to enable match interrupts. The duty cycle for 16 -Bit PWM Mode is given by

## Equation 25.3. 16-Bit PWM Duty Cycle

$$
\text { DutyCycle }=\frac{(65536-P C A 0 C P n)}{65536}
$$

Figure 25.9. PCA 16-Bit PWM Mode


### 25.3. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of PCA0.
Figure 25.10. PCA0CN: PCA Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | eset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CF | CR | CCF5 | CCF4 | CCF3 | CCF2 | CCF1 | CCF0 | 00000000 |
| Bit7 | Bit5 |  | Bit4 | Bit3 |  | Bit1 | Bit0 |  |
|  |  |  |  |  |  | FR Addre SFR Pag |  |
| Bit7: | CF: PCA Counter/Timer Overflow Flag. <br> Set by hardware when the PCA0 Counter/Timer overflows from 0xFFFF to 0x0000. When the Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vector to the CF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit6: | CR: PCA0 Counter/Timer Run Control. <br> This bit enables/disables the PCA0 Counter/Timer. <br> 0: PCA0 Counter/Timer disabled. <br> 1: PCA0 Counter/Timer enabled. |  |  |  |  |  |  |  |
| Bit5: | CCF5: PCA0 Module 5 Capture/Compare Flag. <br> This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit4: | CCF4: PCA0 Module 4 Capture/Compare Flag. <br> This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit3: | CCF3: PCA0 Module 3 Capture/Compare Flag. <br> This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit2: | CCF2: PCA0 Module 2 Capture/Compare Flag. <br> This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit1: | CCF1: PCA0 Module 1 Capture/Compare Flag. <br> This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |
| Bit0: | This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. |  |  |  |  |  |  |  |

Figure 25.11. PCA0MD: PCA0 Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CIDL | - | - | - | CPS2 | CPS1 | CPS0 | ECF | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | SFR Add | 0xD9 |

Bit7: CIDL: PCA0 Counter/Timer Idle Control.
Specifies PCA0 behavior when CPU is in Idle Mode.
0 : PCA0 continues to function normally while the system controller is in Idle Mode.
1: PCA0 operation is suspended while the system controller is in Idle Mode.
Bits6-4: UNUSED. Read $=000 \mathrm{~b}$, Write $=$ don't care .
Bits3-1: CPS2-CPS0: PCA0 Counter/Timer Pulse Select.
These bits select the timebase source for the PCA0 counter

| CPS2 | CPS1 | CPS0 | Timebase |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | System clock divided by 12 |
| 0 | 0 | 1 | System clock divided by 4 |
| 0 | 1 | 0 | Timer 0 overflow |
| 0 | 1 | 1 | High-to-low transitions on ECI (max rate $~=~$ system clock divided <br> by 4) |
| 1 | 0 | 0 | System clock |
| 1 | 0 | 1 | External clock divided by 8 (synchronized with system clock) |
| 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | Reserved |

Bit0: ECF: PCA Counter/Timer Overflow Interrupt Enable.
This bit sets the masking of the PCA0 Counter/Timer Overflow (CF) interrupt.
0: Disable the CF interrupt.
1: Enable a PCA0 Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set.

Figure 25.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers

| R/W | R/W | R/W | R/W | /W | R/W | R/W | R/W | $\begin{aligned} & \text { Reset Value } \\ & 00000000 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM16n | ECOMn | CAPPn | CAPNn | MATn | TOGn | PWMn | ECCF |  |
| it7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 Bit0 |  | Bit0 |
| SFR Address: PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC, PCA0CPM3: 0xDD, PCA0CPM4: 0xDE, PCA0CPM5: 0xDF SFR Page: PCA0CPM0: page 0 , PCA0CPM1: page 0 , PCA0CPM2: page 0 , PCA0CPM3: 0 , PCA0CPM4: page 0 , PCA0CPM5: page 0 |  |  |  |  |  |  |  |  |
| Bit7: | PWM16n: 16-bit Pulse Width Modulation Enable <br> This bit selects 16 -bit mode when Pulse Width Modulation mode is enabled $(\mathrm{PWMn}=1)$. 0 : 8-bit PWM selected. <br> 1: 16-bit PWM selected. |  |  |  |  |  |  |  |
| Bit6: | ECOMn: Comparator Function Enable. <br> This bit enables/disables the comparator function for PCA0 module n . <br> 0: Disabled. <br> 1: Enabled. |  |  |  |  |  |  |  |
| Bit5: | CAPPn: Capture Positive Function Enable. <br> This bit enables/disables the positive edge capture for PCA0 module n . <br> 0: Disabled. <br> 1: Enabled. |  |  |  |  |  |  |  |
| Bit4: | CAPNn: Capture Negative Function Enable. <br> This bit enables/disables the negative edge capture for PCA0 module $n$. <br> 0: Disabled. <br> 1: Enabled. |  |  |  |  |  |  |  |
| Bit3: | MATn: Match Function Enable. <br> This bit enables/disables the match function for PCA0 module $n$. When enabled, matches of the PCA0 counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1 . <br> 0: Disabled. <br> 1: Enabled. |  |  |  |  |  |  |  |
| Bit2: | TOGn: Toggle Function Enable. <br> This bit enables/disables the toggle function for PCA0 module $n$. When enabled, matches of the PCA0 counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. <br> 0 : Disabled. <br> 1: Enabled. |  |  |  |  |  |  |  |
| Bit1: | PWMn: Pulse Width Modulation Mode Enable. <br> This bit enables/disables the PWM function for PCA0 module $n$. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is logic $0 ; 16$-bit mode is used if PWM16n logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. <br> 0: Disabled. <br> 1: Enabled. |  |  |  |  |  |  |  |
| Bit0: | ECCFn: Capture/Compare Flag Interrupt Enable. <br> This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt. <br> 0 : Disable CCFn interrupts. <br> 1: Enable a Capture/Compare Flag interrupt request when CCFn is set. |  |  |  |  |  |  |  |

Figure 25.13. PCA0L: PCA0 Counter/Timer Low Byte


Figure 25.14. PCA0H: PCA0 Counter/Timer High Byte


Figure 25.15. PCA0CPLn: PCA0 Capture Module Low Byte

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| SFR Address: PCA0CPL0: 0xFB, PCA0CPL1: 0xFD, PCA0CPL2: 0xE9, PCA0CPL3: 0xEB, PCA0CPL4: 0xED, PCA0CPL5: 0xE1 SFR Page: PCA0CPL0: page 0 , PCA0CPL1: page 0 , PCA0CPL2: page 0 , PCA0CPL3: page 0 , PCA0CPL4: page 0 , PCA0CPL5: page 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| $\backslash$ |  |  |  |  |  |  |  |  |
| Bits7-0: PCA0CPLn: PCA0 Capture Module Low Byte. <br> The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture module $n$. |  |  |  |  |  |  |  |  |

Figure 25.16. PCA0CPHn: PCA0 Capture Module High Byte


## 26. JTAG (IEEE 1149.1)

Each MCU has an on-chip JTAG interface and logic to support boundary scan for production and in-system testing, Flash read/write operations, and non-intrusive in-circuit debug. The JTAG interface is fully compliant with the IEEE 1149.1 specification. Refer to this specification for detailed descriptions of the Test Interface and Boundary-Scan Architecture. Access of the JTAG Instruction Register (IR) and Data Registers (DR) are as described in the Test Access Port and Operation of the IEEE 1149.1 specification.

The JTAG interface is accessed via four dedicated pins on the MCU: TCK, TMS, TDI, and TDO.
Through the 16-bit JTAG Instruction Register (IR), any of the eight instructions shown in Figure 26.1 can be commanded. There are three DR's associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the MCU.

Figure 26.1. IR: JTAG Instruction Register


## C8051F120/1/2/3/4/5/6/7

### 26.1. Boundary Scan

The DR in the Boundary Scan path is an 134-bit shift register. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

Table 26.1. Boundary Data Register Bit Definitions
EXTEST provides access to both capture and update actions, while Sample only performs a capture.

| Bit | Action | Target |
| :---: | :---: | :---: |
| 0 | Capture | Reset Enable from MCU (C8051F121/3/5/7 devices) |
|  | Update | Reset Enable to /RST pin (C8051F121/3/5/7 devices) |
| 1 | Capture | Reset input from /RST pin (C8051F121/3/5/7 devices) |
|  | Update | Reset output to /RST pin (C8051F121/3/5/7 devices) |
| 2 | Capture | Reset Enable from MCU (C8051F120/2/4/6 devices) |
|  | Update | Reset Enable to /RST pin (C8051F120/2/4/6 devices) |
| 3 | Capture | Reset input from /RST pin (C8051F120/2/4/6 devices) |
|  | Update | Reset output to /RST pin (C8051F120/2/4/6 devices) |
| 4 | Capture | External Clock from XTAL1 pin |
|  | Update | Not used |
| 5 | Capture | Weak pullup enable from MCU |
|  | Update | Weak pullup enable to Port Pins |
| $\begin{gathered} 6,8,10,12,14,16 \\ 18,20 \end{gathered}$ | Capture | P0.n output enable from MCU (e.g. Bit6=P0.0, Bit8=P0.1, etc.) |
|  | Update | P0.n output enable to pin (e.g. Bit6=P0.0oe, Bit8=P0.1oe, etc.) |
| $\begin{gathered} 7,9,11,13,15,17 \\ 19,21 \end{gathered}$ | Capture | P0.n input from pin (e.g. Bit7=P0.0, Bit9 = P0.1, etc.) |
|  | Update | $\mathrm{P} 0 . \mathrm{n}$ output to pin (e.g. Bit7=P0.0, Bit9 $=\mathrm{P} 0.1$, etc.) |
| $\begin{gathered} 22,24,26,28,30 \\ 32,34,36 \end{gathered}$ | Capture | P1.n output enable from MCU |
|  | Update | P1.n output enable to pin |
| $\begin{gathered} 23,25,27,29,31, \\ 33,35,37 \end{gathered}$ | Capture | P1.n input from pin |
|  | Update | P1.n output to pin |
| $\begin{gathered} 38,40,42,44,46 \\ 48,50,52 \end{gathered}$ | Capture | P2.n output enable from MCU |
|  | Update | P2.n output enable to pin |
| $\begin{gathered} 39,41,43,45,47 \\ 49,51,53 \end{gathered}$ | Capture | P2.n input from pin |
|  | Update | P2.n output to pin |
| $\begin{gathered} 54,56,58,60,62 \\ 64,66,68 \end{gathered}$ | Capture | P3.n output enable from MCU |
|  | Update | P3.n output enable to pin |
| $\begin{gathered} 55,57,59,61,63 \\ 65,67,69 \end{gathered}$ | Capture | P3.n input from pin |
|  | Update | P3.n output to pin |
| $\begin{gathered} 70,72,74,76,78 \\ 80,82,84 \end{gathered}$ | Capture | P4.n output enable from MCU |
|  | Update | P4.n output enable to pin |
| $\begin{gathered} 71,73,75,77,79 \\ 81,83,85 \end{gathered}$ | Capture | P4.n input from pin |
|  | Update | P4.n output to pin |
| $\begin{gathered} 86,88,90,92,94 \\ 96,98,100 \end{gathered}$ | Capture | P5.n output enable from MCU |
|  | Update | P5.n output enable to pin |
| $\begin{gathered} 87,89,91,93,95 \\ 97,99,101 \end{gathered}$ | Capture | P5.n input from pin |
|  | Update | P5.n output to pin |
| $\begin{gathered} 102,104,106,108 \\ 110,112,114,116 \end{gathered}$ | Capture | P6.n output enable from MCU |
|  | Update | P6.n output enable to pin |
| $\begin{gathered} 103,105,107,109, \\ 111,113,115,117 \end{gathered}$ | Capture | P6.n input from pin |
|  | Update | P6.n output to pin |

Table 26.1. Boundary Data Register Bit Definitions

| Bit | Action | Target |
| :---: | :--- | :--- |
| $118,120,122,124$, | Capture | P7.n output enable from MCU |
| $126,128,130,132$ | Update | P7.n output enable to pin |
| $119,121,123,125$, | Capture | P7.n input from pin |
| $127,129,131,133$ | Update | P7.n output to pin |

### 26.1.1. EXTEST Instruction

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the Weak Pullup feature. All inputs to on-chip logic are set to logic 1.

### 26.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scanpath latches.

### 26.1.3. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access to the standard JTAG Bypass data register.

### 26.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.
Figure 26.2. DEVICEID: JTAG Device ID Register


### 26.2. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

$$
19: 18 \quad 17: 0
$$

| IndOpCode | WriteData |
| :---: | :---: |

IndOpCode: These bit set the operation to perform according to the following table:

| IndOpCode | Operation |
| :---: | :---: |
| 0 x | Poll |
| 10 | Read |
| 11 | Write |

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/ out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be leftjustified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8 -bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is busy.

Outgoing data from the indirect Data Register has the following format:

| 19 | $18: 1$ | 0 |
| :---: | :---: | :---: | :---: |
| 0 | ReadData | Busy |

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed ate bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0 , the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the results from a byte-read requires 9 bit shifts (Busy +8 bits).

Figure 26.3. FLASHCON: JTAG Flash Control Register


Figure 26.5. FLASHADR: JTAG Flash Address Register


Figure 26.4. FLASHDAT: JTAG Flash Data Register


### 26.3. Debug Support

Each MCU has on-chip JTAG and debug logic that provides non-intrusive, full speed, in-circuit debug support using the production part installed in the end application, via the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain synchronized) while debugging. The Watchdog Timer (WDT) is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F120DK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with the C8051F12x family. Each kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. The kit also includes an RS-232 to JTAG interface module referred to as the Serial Adapter. There is also a target application board with a C8051F120 installed. RS-232 and JTAG cables and wall-mount power supply are also included.

## Contact Information

## Silicon Laboratories Inc.

4635 Boston Lane

Austin, TX 78735
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Email: productinfo@silabs.com
Internet: www.silabs.com


#### Abstract

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.


Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

