



Digital Power Controller

Single-Chip, Flash Digital Controller

- Supports isolated and non-isolated applications
- Supports AC/DC, DC/DC and PFC applications
- Enables new system capabilities
 - Adaptive dead-time control
 - Nonlinear control response
 - Efficiency optimization
 - Self diagnostics/status reporting

Dedicated DSP-Based Control Processor

- Update rate up to 10 MHz (independent of firmware)
- Differential input ADC
- Loop filter DSP engine
- PID + 2nd stage low-pass filter
 - Selectable discrete time or SINC 2nd stage low-pass filter
- Highly flexible DPWM with up to 6 output phases
 - 50 kHz to greater than 1 MHz output
 - Less than 5 ns dithered resolution
- Hardware pulse-by-pulse current limiting with programmable leading-edge blanking
- Programmable hardware overcurrent protection

Typical Applications

- DC/DC converters
- AC/DC converters
- PFC circuits
- DC motor control

Packages

- 32-pin LQFP
- 28-pin 5 x 5 mm QFN

50 MIPS Flash System Management Processor

- 16 or 32 kB of Flash
 - Flash can be used as EEPROM
- On-board 2% oscillator
 - Self-sequencing, 8-channel 12-bit ADC
 - Supports firmware-programmable safeguards (UVLO, OTP, OVP)
 - Individual hardware limit detectors with vectored interrupts
 On-board temperature sensor and VREF
 - High-speed, programmable general-purpose com-
- High-speed, programmable general-purpose comparator
- PMBus hardware interface (SMBus)
- Enhanced UART for isolated control data link
- Four 16-bit timers
- 3-Channel PCA for general-purpose timing or additional PWM outputs
- High-current, fully-programmable I/O port lines

Comprehensive, Low-Cost Development Kit

- Minimizes learning curve and speeds time-to-market
- Real-time firmware kernel
- greatly reduces firmware development
- Intuitive compensator design tool
- GUI-based waveform designer/simulator
- System configuration wizards
- Intuitive IDE with real-time debug
- Standard and on-line debug modes

Temperature Range

–40 to +125 °C



Preliminary Rev. 0.5 8/05

Copyright © 2005 by Silicon Laboratories

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.



Table of Contents

1.	System Overview	19
	1.1. 10 MHz Control Processor ADC	21
	1.2. DSP Filter Engine	22
	1.3. Six-Channel DPWM	23
	1.4. Peak Current Limit Comparator	24
	1.5. Self-Sequencing 12-Bit ADC	25
	1.6. System Management Processor	26
	1.7. Development Tools	27
	1.8. Memory Map	30
	1.9. Comparator 0	31
	1.10.Serial Ports	31
	1.11.Port I/O	32
	1.12.Programmable Counter Array	33
2.	System Operation	35
	2.1. Power Up Initialization	35
	2.2. Isolated Applications	36
	2.3. Non-Isolated (POL) Applications	37
	2.4. Clock Source	37
	2.5. PWM Limits, Protection and Operating Point Settings	37
3.	Absolute Maximum Ratings	39
4.	DC Electrical Specifications	39
5.	Pinout and Package Definitions	41
6.	Reference Scaling DAC (REFDAC)	49
7.	ADC0 (12-Bit, Self-Sequencing ADC)	53
	7.1. ADC0 Indirect Addressing	53
	7.2. Analog Multiplexer (AMUX)	54
	7.3. Temperature Sensor	55
	7.3.1. Starting a Conversion	56
	7.3.2. Tracking Modes	57
	7.3.3. Timing	58
	7.3.4. Burst Mode	59
	7.3.5. Auto Sequencing Mode	61
	7.4. Output Conversion Code	62
	7.4.1. Settling Time Requirements	63
	7.4.2. ADC0 Operation	63
	7.4.3. Window Detectors	64
8.	ADC1 (10 MHz Loop ADC)	91
	8.1. Adjustable LSB Size	92
	8.2. PID Input MUX	92
	8.3. Transient Detector	92
9.	DSP Filter Engine	95
	9.1. PID Filter	95
	9.2. High-Speed Low-Pass Filter (Option 1)	98
	9.3. SINC Decimation Low-Pass Filter (Option 2)	98



0.4 Dither	00
9.4. Dilliel	
9.5. Output Filter Select MUX	
9.6. Placing Poles and Zeros	
9.7. Compensation Design Strategy	
9.8. Integrator Anti-Wind Out	100
9.9. Integrator Clear	100
10. Peak Current Limit Detector	105
10.1.Leading Edge Blanker	106
10.2.Peak Current Threshold Detector	106
10.3.Overcurrent Count and Compare	107
11. Digital PWM (DPWM)	111
11.1.Writing to the DPWM SFRs	112
11.2.DPWM Input MUX	112
11.3.Symmetry Lock	113
11.4.Trim and Limit Subsystem	114
11.5.DPWM Timing Generator	115
11.5.1.Initializing the Module	115
11.5.2 Setting the Switching Period	116
11 5 3 Programming Timing Patterns	116
11.5.4 Timing Programming Example, Pulse-Width and Phase-Shift Modu	lation
118	
11.5.5.Timing Programming Example, Dead-time	119
11.6.DPWM Bypass	120
11.7.Sync Mode	121
11.8.Frame Skipping	122
12. Voltage Reference	141
13. Comparator 0	143
14. CIP-51 CPU	149
14.1.Instruction Set	150
14.1.1.Instruction and CPU Timing	150
14.1.2.MOVX Instruction and Program Memory	151
14 2 Register Descriptions	155
14.3 Power Management Modes	157
14.3.1 Idle Mode	158
14.3.2 Ston Mode	158
15 Memory Organization and SERs	159
15.1 Program Memory	159
15.2 Data Memory	150
15.3 General Purnose Registers	160
15 1 Bit Addressable Locations	160
15.5 Stock	100
15.0.0 auton Dogistoro	100
15.0.3petial Fullculul Registers	100
15.7.IIIterrupt Handler	108
15.8.System Management Processor Interrupt Sources and Vectors	168
15.9.Interrupt Priorities	168



15.10 Interrupt Latopov	170
15.11 External (INTO) and ENABLE Interrupta	170
15.17.EXternal (INTO) and ENABLE Interrupts	. 170
15. 12. Interrupt Register Descriptions	. 1/ 1
10. Preletch Engine	. 1/9
17. Cyclic Redundancy Check Unit (CRCU)	. 101
17.1. Preparing for a CRC Calculation	. 181
17.2. Performing a CRC Calculation	. 181
17.3.Accessing the CRC0 Result	. 181
17.4.CRC0 Bit Reverse Feature	. 182
18. Reset Sources	. 185
18.1.Power-On Reset	. 186
18.2.Power-Fail Reset / VDD Monitor	. 187
18.3.External Reset	. 188
18.4.Missing Clock Detector Reset	. 188
18.5.Comparator0 Reset	. 188
18.6.PCA Watchdog Timer Reset	. 188
18.7.Flash Error Reset	. 188
18.8.Software Reset	. 188
19. Flash Memory	. 191
19.1.Programming The Flash Memory	. 191
19.1.1.Flash Lock and Key Functions	. 191
19.1.2.FLASH Erase Procedure	. 191
19.1.3.Flash Write Procedure	. 192
19.2.Non-volatile Data Storage	. 193
19.3.Security Options	. 193
19.4.Flash Timing	. 196
20. External RAM	. 199
21. Port Input/Output	. 201
21.1.Priority Crossbar Decoder	. 203
21.2.Port I/O Initialization	. 205
21.3.General Purpose Port I/O	. 208
22. Oscillators	. 213
22.1.Clock Switching	. 215
22.2.Low-Frequency Oscillator	. 215
22.3.Programmable Internal Oscillator	. 215
22.4.External Clock Input	. 215
22.5.PLL Clock Multiplier	. 216
22.6.Reference Clock Output	. 216
23. SMBus	. 221
23.1.Supporting Documents	. 222
23.2.SMBus Configuration	. 222
23.3.SMBus Operation	. 222
23.3.1.Arbitration	. 223
23.3.2.Clock Low Extension	. 224
23.3.3.SCL Low Timeout	. 224



23.3.4.SCL High (SMBus Free) Timeout	. 224
23.4.Using the SMBus	. 224
23.4.1.SMB0CN Control Register	. 228
23.4.2.Data Register	. 231
23.5.SMBus Transfer Modes	. 232
23.5.1.Master Transmitter Mode	. 232
23.5.2 Master Receiver Mode	233
23 5 3 Slave Receiver Mode	234
23 5 4 Slave Transmitter Mode	235
23.6 SMBus Status Decoding	235
24 LIARTO	239
24.1 Enhanced Baud Rate Generation	240
24.2 Operational Modes	241
2 1.2.0polational models	241
24.2.2.9.Bit LIART	242
24.3 Multiprocessor Communications	243
25 Timers	249
25.1 Timer 0 and Timer 1	240
25.2 Mode 0.13-bit Counter/Timer	250
25.2.1 Mode 1: 16-bit Counter/Timer	251
25.2.1.Mode 1: 10-bit Counter/Timer with Auto-Reload	251
25.2.2.Mode 2: 0-bit Counter/Timers (Timer 0 Only)	253
25.2.0.1000 3. 1 W0 0-bit Counter/Timers (Timer 0 Only)	258
25.3.1 16-bit Timer with Auto-Reload	258
25.3.2 8-bit Timers with Auto-Reload	250
25.0.2.0-bit Timers with Auto-Nelodd	200
25.4.1 16-bit Timer with Auto-Reload	262
25.4.2.8 bit Timers with Auto-Reload	262
26 Programmable Counter Array (PCA0)	. 205 267
26.1 PCA Counter/Timer	268
26.1.1 CA Counter/Timer	200
26.1.2 Edge triggered Capture Mode	. 203
26.1.3 Software Timer (Compare) Mode	. 270
26.1.4 High Speed Output Mode	. 27 1
26.1.5 Frequency Output Mode	. 212
26.1.6.8-Bit Pulse Width Modulator Mode	. 273
26.1.7.16 Bit Pulse Width Modulator Mode	. 274
26.2 Watchdog Timer Mode	275
26.2.1 Watchdog Timer Operation	276
26.2.2 Watchdog Timer Lleage	. 270 279
26.3 Pegister Descriptions for PCA	. 270
20.0.176913161 Descriptions for FOA	. 21 9 222
27.1 C2 Interface Registers	203
27.1.02 Internate Registers	205
Document Change List	200 286
Contact Information	288
~ ~ · · · · · · · · · · · · · · · · · ·	



List of Tables

1.	System Overview	
	Table 1.1. Product Selection Guide	20
2.	System Operation	
	Table 2.1. Si825x Power-Up State	35
3.	Absolute Maximum Ratings	
	Table 3.1. Absolute Maximum Ratings*	39
4.	DC Electrical Specifications	
	Table 4.1. DC Electrical Specifications	39
5.	Pinout and Package Definitions	
	Table 5.1. Pin Descriptions	41
	Table 5.2. LQFP-32 Package Dimensions	44
	Table 5.3. QFN-28 Package Dimensions	45
6.	Reference Scaling DAC (REFDAC)	
	Table 6.1. Reference DAC Electrical Specifications	51
7.	ADC0 (12-Bit, Self-Sequencing ADC)	
	Table 7.1. ADC0 (12-Bit ADC) Specifications 8	89
8.	ADC1 (10 MHz Loop ADC)	
	Table 8.1. ADC1 Specifications	94
9.	DSP Filter Engine	
	Table 9.1. DSP Filter Engine Coefficients	97
	Table 9.2. DSP Filter Engine Electrical Specifications	04
10	Peak Current Limit Detector	
	Table 10.1. Peak Current Limit Detector Electrical Specifications	10
11.	Digital PWM (DPWM)	
	Table 11.1. DPWM Timing Example—PWM and PSM 12	18
	Table 11.2. DPWM Timing Example, Dead-time 1 ²	19
	Table 11.3. DPWM Specifications 14	40
12.	Voltage Reference	
	Table 12.1. Bandgap Voltage Reference Specs 14	42
13.	Comparator 0	
	Table 13.1. Comparator0 Specifications 14	47
14.	CIP-51 CPU	
	Table 14.1. CIP-51 Instruction Set Summary	51
15.	Memory Organization and SFRs	
	Table 15.1. Special Function Register (SFR) Memory Map 16	61
	Table 15.2. Special Function Register List 16	61
	Table 15.3. Special Function Indirect Register List 16	65
	Table 15.4. Interrupt Summary 16	69
16.	Prefetch Engine	
17.	Cyclic Redundancy Check Unit (CRC0)	
18.	Reset Sources	
	Iable 18.1. Reset Electrical Characteristics 19	90
19.	Flash Memory	



Table 19.1. Flash Electrical Characteristics 197
20. External RAM
21. Port Input/Output
Table 21.1. Port I/O DC Electrical Characteristics
22. Uscillators
Table 22.1. Clock Selection Frequencies
Table 22.2. PLL Specifications
Table 22.3. 25MHz Oscillator Specifications
Table 22.4. Low Frequency Oscillator (LFO) Specifications
23. SMBus
Table 23.1. SMBus Clock Source Selection 225
Table 23.2. Minimum SDA Setup and Hold Times 226
Table 23.3. Sources for Hardware Changes to SMB0CN 230
Table 23.4. SMBus Status Decoding
24. UART0
Table 24.1. Timer Settings for Standard Baud Rates
Using the Internal Oscillator
Table 24.2. Timer Settings for Standard Baud Rates
Using an External 25.0 MHz Oscillator
Table 24.3. Timer Settings for Standard Baud Rates
Using an External 22.1184 MHz Oscillator 247
Table 24.4. Timer Settings for Standard Baud Rates
Using an External 18.432 MHz Oscillator 247
Table 24.5. Timer Settings for Standard Baud Rates
Using an External 11.0592 MHz Oscillator 248
Table 24.6. Timer Settings for Standard Baud Rates
Using an External 3.6864 MHz Oscillator 248
25. Timers
Table 25.1. Timer Modes 249
26. Programmable Counter Array (PCA0)
Table 26.1. PCA Timebase Input Options 268
Table 26.2. PCA0CPM Register Settings for PCA Capture/Compare Modules 269
Table 26.3. Watchdog Timer Timeout Intervals1 278
27.C2 Interface



List of Figures

1.	System Overview	
	Figure 1.1. Si8250/1/2 Block Diagram	19
	Figure 1.2. 10 MHz Control Processor ADC	21
	Figure 1.3. DSP Filter Engine	22
	Figure 1.4. Six-Channel DPWM	23
	Figure 1.5. Peak Current Limit Comparator	24
	Figure 1.6. Self Sequencing ADC Overview Diagram	25
	Figure 1.7. Development/In-System Debug Diagram	27
	Figure 1.8. System Waveform Builder Tool	28
	Figure 1.9. Buck Regulator Compensation Tool	29
	Figure 1.10. Memory Map Diagram	30
	Figure 1.11. Comparator 0	31
	Figure 1.12. Port I/O Block Diagram	32
	Figure 1.13. Programmable Counter Array	33
2.	System Operation	
	Figure 2.1. Isolated SMPS Application	36
	Figure 2.2. Non Isolated Converter	37
3.	Absolute Maximum Ratings	
4.	DC Electrical Specifications	
5.	Pinout and Package Definitions	
	Figure 5.1. LQFP-32 Pinout Diagram (Top View)	42
	Figure 5.2. QFN-28 Pinout Diagram (Top View)	43
	Figure 5.3. LQFP-32 Package Diagram	44
	Figure 5.4. QFN-28 Package Drawing	45
	Figure 5.5. Typical QFN-28 Landing Diagram	46
	Figure 5.6. Typical QFN-28 Solder Paste Mask	47
6.	Reference Scaling DAC (REFDAC)	
	Figure 6.1. REFDAC Block Diagram	49
7.	ADC0 (12-Bit, Self-Sequencing ADC)	
	Figure 7.1. ADC0 Functional Block Diagram	53
	Figure 7.2. 12-Bit ADC Auto Sequencing Detail	54
	Figure 7.3. Typical Temperature Sensor Transfer Function	55
	Figure 7.4. ADC0 Programming Model	56
	Figure 7.5. ADC0 Tracking Modes	57
	Figure 7.6. 12-Bit ADC Tracking Mode Example	58
	Figure 7.7. 12-Bit ADC Burst Mode Example with Repeat Count Set to 4	59
	Figure 7.8. ADC0 Limit Detectors	61
	Figure 7.9. Programming ADC Auto Sequencer Timeslots	62
	Figure 7.10. ADC0 Equivalent Input Circuits	63
	Figure 7.11. ADC Window Compare Examples	64
8.	ADC1 (10 MHz Loop ADC)	
	Figure 8.1. ADC1 Functional Block Diagram	91
9.	DSP Filter Engine	



Figure 9.1.	DSP Filter Engine Block Diagram	95
Figure 9.2.	PID Output Sums	97
Figure 9.3.	Dither Control	. 99
Figure 9.4.	Integrator Anti-Windout	100
10. Peak Curre	ent Limit Detector	
Figure 10.1	. Peak Current Limit Detector Block Diagram	105
Figure 10.2	. Leading Edge Blanker Operation	106
Figure 10.3	. Hardware OCP Circuit Action	107
11. Digital PWI	M (DPWM)	
Figure 11.1	. DPWM Functional Block Diagram	111
Figure 11.2	. DPWM Input MUX	112
Figure 11.3	. Symmetry Lock Architecture	113
Figure 11.4	. Trim and Limit Programming Model	114
Figure 11.5	. DPWM Timing Generator Block Diagram	115
Figure 11.6	. DPWM Timing Register Programming Model	117
Figure 11.7	. DPWM Timing Example—PWM and PSM	118
Figure 11.8	. DPWM Timing Example, Dead-time	119
Figure 11.9	. DPWM Bypass Programming Model	120
Figure 11.1	0. DPWM Sync Mode Example	121
Figure 11.1	1. Frame Skipping	122
12. Voltage Re	ference	
Figure 12.1	. Voltage Reference Functional Block Diagram	141
13. Comparato	or 0	
Figure 13.1	. Comparator0 Functional Block Diagram	143
Figure 13.2	. Comparator Hysteresis Plot	144
14. CIP-51 CPL	J	
Figure 14.1	CIP-51 Block Diagram	149
15. Memory Or	ganization and SFRs	
Figure 15.1	Memory Map	159
16. Prefetch Ei	ngine	
17. Cvclic Red	undancy Check Unit (CRC0)	
Figure 17.1	CRC0 Block Diagram	181
Figure 17.2	. Bit Reverse Register	182
18. Reset Sour	'Ces	-
Figure 18.1	Reset Sources	185
Figure 18.2	Power-On and VDD Monitor Reset Timing	186
19. Flash Mem	orv	
Figure 19.1	Flash Program Memory Map	193
20. External R	ΔΜ	
21. Port Input/	Output	
Figure 21.1	. Port I/O Functional Block Diagram	201
Figure 21.2	. Port I/O Cell Block Diagram	202
Figure 21.3	Crossbar Priority Decoder with No Pins Skipped	203
Figure 21.4	. Crossbar Priority Decoder with Crystal Pins Skipped	204
	J J II	



F	igure 21.5. Port 0 Input Overdrive Current Range 2	205
22.C	escillators	
F	igure 22.1. Oscillator Diagram 2	213
23. S	MBus	
F	igure 23.1. SMBus Block Diagram 2	221
F	igure 23.2. Typical SMBus Configuration 2	222
F	igure 23.3. SMBus Transaction 2	223
F	igure 23.4. Typical SMBus SCL Generation2	226
F	igure 23.5. Typical Master Transmitter Sequence 2	232
F	igure 23.6. Typical Master Receiver Sequence 2	233
F	igure 23.7. Typical Slave Receiver Sequence2	234
F	igure 23.8. Typical Slave Transmitter Sequence	235
24. L	ART0	
F	igure 24.1. UART0 Block Diagram 2	240
F	igure 24.2. UART0 Baud Rate Logic 2	240
F	igure 24.3. UART Interconnect Diagram 2	241
F	igure 24.4. 8-Bit UART Timing Diagram2	241
F	igure 24.5. 9-Bit UART Timing Diagram 2	242
F	igure 24.6. UART Multi-Processor Mode Interconnect Diagram 2	243
25. T	imers	
F	igure 25.1. T0 Mode 0 Block Diagram 2	251
F	igure 25.2. T0 Mode 2 Block Diagram 2	252
F	igure 25.3. T0 Mode 3 Block Diagram 2	253
F	igure 25.4. Timer 2 16-Bit Mode Block Diagram 2	258
F	igure 25.5. Timer 2 8-Bit Mode Block Diagram 2	259
F	igure 25.6. Timer 3 16-Bit Mode Block Diagram 2	262
F	igure 25.7. Timer 3 8-Bit Mode Block Diagram 2	263
26. P	rogrammable Counter Array (PCA0)	
F	igure 26.1. PCA Block Diagram 2	267
F	igure 26.2. PCA Module Block Diagram 2	268
F	igure 26.3. PCA Interrupt Block Diagram 2	270
F	igure 26.4. PCA Capture Mode Diagram 2	270
F	igure 26.5. PCA Software Timer Mode Diagram 2	271
F	igure 26.6. PCA High-Speed Output Mode Diagram 2	272
F	igure 26.7. PCA Frequency Output Mode 2	273
F	igure 26.8. PCA 8-Bit PWM Mode Diagram 2	274
F	igure 26.9. PCA 16-Bit PWM Mode 2	275
F	igure 26.10. PCA Module 5 with Watchdog Timer Enabled 2	276
27.C	2 Interface	
F	igure 27.1. Typical C2 Pin Sharing 2	285



NOTES:



List of Registers

SEP Definition 6.1. REEDACOH: Reference DAC High Byte Data	10
SER Definition 6.2. REEDACOL: Reference DAC Low Byte Data	. 49
SER Definition 6.3. REEDACMD: Reference DAC Mode Control	. 50
SER Definition 7.1 ADCOMY: ADCO Channel Select	. 50
SER Definition 7.2 ADCOADDR: ADCO Indirect Address Pointer	. 05
SER Definition 7.2. ADCORDER: ADCO Indirect Data Pointer	. 05
SER Definition 7.4. ADC02TA0: ACD0 SER Elog Register 0	. 00
SER Definition 7.5. ADC0STA1: ADC0 SER Flag Register 1	.00
SFR Definition 7.5. ADC0STAT. ADC0 SFR Flag Register 1	. 07
SFR Definition 7.0. ADC0CF. ADC0 Configuration	. 07
SER Definition 7.9. ADCOCK: ADCO CONTROL Mode	. 00
SFR Definition 7.0. ADCUTK, ADCU Tracking Mode	. 09
SFR Delinition 7.9. ADCULMU. ADCU Analog Channel Limit	70
	. 70
SFR Delinition 7.10. ADCULINT. ADCU Analog Channel Limit	74
	. /]
SFR Definition 7.11. ADCOH: ADCO High Byte Data	. /]
SFR Definition 7.12. ADCUL: ADCU Low Byte Data	. / 1
SFR Definition 7.13. ADC0GTH: ADC0 High Limit Detector High Byte	. 72
SFR Definition 7.14. ADC0GTL: ADC0 High Limit Detector Low Byte	. 72
SFR Definition 7.15. ADCULTH: ADCU Low Limit Detector High Byte	. 72
SFR Definition 7.16. ADCULTL: ADCU Low Limit Detector Low Byte	. 72
SFR Definition 7.17. ISU1CN: ADCU Timeslot 0 and 1 Control	. 73
SFR Definition 7.18. IS23CN: ADCU Timeslot 2 and 3 Control	. 73
SFR Definition 7.19. IS45CN: ADC0 Timeslot 4 and 5 Control	. 73
SFR Definition 7.20. IS6/CN: ADC0 Timeslot 6 and 7 Control	. 74
SFR Definition 7.21. VSENSEH: Power Supply Output Voltage High Byte Data	. 74
SFR Definition 7.22. VSENSEL: Power Supply Output Voltage Low Byte Data	. 74
SFR Definition 7.23. VSENSEGTH: V _{SENSE} High Limit Detector High Byte	. 74
SFR Definition 7.24. VSENSEGIL: V _{SENSE} High Limit Detector Low Byte	. 75
SFR Definition 7.25. VSENSELTH: V _{SENSE} Low Limit Detector High Byte	. 75
SFR Definition 7.26. VSENSELTL: V _{SENSE} Low Limit Detector Low Byte	. 75
SFR Definition 7.27. AIN0/VINH: AIN0/Power Supply Input Voltage High Byte Data	. 75
SFR Definition 7.28. AIN0/VINL: AIN0/Power Supply Input Voltage Low Byte Data .	. 76
SFR Definition 7.29. AIN0/VINGTH: AIN0/VIN High Limit Detector High Byte	. 76
SFR Definition 7.30. AIN0/VINGTL: AIN0/VIN High Limit Detector Low Byte	. 76
SFR Definition 7.31. AIN0/VINLTH: AIN0/VIN Low Limit Detector High Byte	. 76
SFR Definition 7.32. AINO/VINLTL: AINO/VIN Low Limit Detector Low Byte	. 77
SFR Definition 7.33. AIN1H: ADC0 MUX Channel 1 High Byte Data	. 77
SFR Definition 7.34. AIN1L: ADC0 MUX Channel 1 Low Byte Data	. 77
SFR Definition 7.35. AIN1GTH: AIN1 High Limit Detector High Byte	. 77
SFR Definition 7.36. AIN1GTL: AIN1 High Limit Detector Low Byte	. 78
SFR Definition 7.37. AIN1LTH: AIN1 Low Limit Detector High Byte	. 78
SFR Definition 7.38. AIN1LTL: AIN1 Low Limit Detector Low Byte	. 78



SFR Definition 7.39. A	AIN2H: ADC0 MUX Channel 2 High Byte Data	78
SFR Definition 7.40. A	AIN2L: ADC0 MUX Channel 2 Low Byte Data	79
SFR Definition 7.41. A	AIN2GTH: AIN2 High Limit Detector High Byte	79
SFR Definition 7.42. A	AIN2GTL: AIN2 High Limit Detector Low Byte	79
SFR Definition 7.43. A	AIN2LTH: AIN2 Low Limit Detector High Byte	79
SFR Definition 7.44. A	AIN2LTL: AIN2 Low Limit Detector Low Byte	80
SFR Definition 7.45. A	AIN3H: ADC0 MUX Channel 3 High Byte Data	80
SFR Definition 7.46. A	AIN3L: ADC0 MUX Channel 3 Low Byte Data	80
SFR Definition 7.47. A	AIN3GTH: AIN3 High Limit Detector High Byte	80
SFR Definition 7.48. A	AIN3GTL: AIN3 High Limit Detector Low Byte	81
SFR Definition 7.49. A	AIN3LTH: AIN3 Low Limit Detector High Byte	81
SFR Definition 7.50. A	AIN3LTL: AIN3 Low Limit Detector Low Byte	81
SFR Definition 7.51. A	AIN4H: ADC0 MUX Channel 4 High Byte Data	81
SFR Definition 7.52. A	AIN4L: ADC0 MUX Channel 4 Low Byte Data	82
SFR Definition 7.53. A	AIN4GTH: AIN4 High Limit Detector High Byte	82
SFR Definition 7.54. A	AIN4GTL: AIN4 High Limit Detector Low Byte	82
SFR Definition 7.55. A	AIN4LTH: AIN4 Low Limit Detector High Byte	82
SFR Definition 7.56. A	AIN4LTL: AIN4 Low Limit Detector Low Byte	83
SFR Definition 7.57. A	AIN5H: ADC0 MUX Channel 5 High Byte Data	83
SFR Definition 7.58. A	AIN5L: ADC0 MUX Channel 5 Low Byte Data	83
SFR Definition 7.59. A	AIN5GTH: AIN5 High Limit Detector High Byte	83
SFR Definition 7.60. A	AIN5GTL: AIN5 High Limit Detector Low Byte	84
SFR Definition 7.61. A	AIN5LTH: AIN5 Low Limit Detector High Byte	84
SFR Definition 7.62. A	AIN5LTL: AIN5 Low Limit Detector Low Byte	84
SFR Definition 7.63. A	AIN6H: ADC0 MUX Channel 6 High Byte Data	84
SFR Definition 7.64.	AIN6L: ADC0 MUX Channel 6 Low Byte Data	85
SFR Definition 7.65. A	AIN6GTH: AIN6 High Limit Detector High Byte	85
SFR Definition 7.66. A	AIN6GTL: AIN6 High Limit Detector Low Byte	85
SFR Definition 7.67. A	AIN6LTH: AIN6 Low Limit Detector High Byte	85
SFR Definition 7.68. A	AIN6LTL: AIN6 Low Limit Detector Low Byte	86
SFR Definition 7.69. A	AIN7H: ADC0 MUX Channel 7 High Byte Data	86
SFR Definition 7.70. A	AIN7L: ADC0 MUX Channel 7 Low Byte Data	86
SFR Definition 7.71.	AIN7GTH: AIN7 High Limit Detector High Byte	86
SFR Definition 7.72.	AIN7GTL: AIN7 High Limit Detector Low Byte	87
SFR Definition 7.73.	AIN7LTH: AIN7 Low Limit Detector High Byte	87
SFR Definition 7.74.	AIN7LTL: AIN7 Low Limit Detector Low Byte	
SFR Definition 7.75. 1	EMPH: Temp Sensor High Byte Data Register	
SFR Definition 7.76.1	EMPL: Temp Sensor Low Byte Data Register	88
SFR Definition 7.77. 1	EMPGTH: Temp Sensor High Limit Detector High Byte	88
SFR Definition 7.78. 1	EMPGTL: Temp Sensor High Limit Detector Low Byte	
SFR Definition 7 79 1	FMPI TH: Temp Sensor Low Limit Detector High Byte	88
SFR Definition 7 80 1	EMPLTL: Temp Sensor Low Limit Detector Low Byte	
SFR Definition 7 81	ADCOASCN: ADCO Auto Sequencing Control	89
SFR Definition 8.1 AI	DC1CN: ADC1 Control	
SFR Definition 8.2 Al	DC1DAT: ADC1 Data	



SFR Definition 8.3. TRDETCN: ADC1 Transient Detector Control	. 94
SFR Definition 9.1. PIDKPCN: PID Filter Proportional Coefficient	101
SFR Definition 9.2. PIDKICN: PID Filter Integration Coefficient	101
SFR Definition 9.3. PIDKDCN: PID Filter Differentiation Coefficient	101
SFR Definition 9.4. PIDA1CN: PID Low-Pass Filter Pole 1 Coefficient	101
SFR Definition 9.5. PIDA2CN: PID Low-Pass Filter Pole 2 Coefficient	102
SFR Definition 9.6. PIDA3CN: PID Low-Pass Filter Gain	102
SFR Definition 9.7 PIDA0CN ⁻ PID SINC Filter Gain	102
SER Definition 9.8 PIDDECCN: SINC Filter Decimation Ratio Control	102
SFR Definition 9.9 PIDCN: PID Filter Control	103
SER Definition 9.10 PIDI IN: PID Output (u(n)) I SB	103
SER Definition 10.1 IDKCN: Peak Current Comparator Control	100
SER Definition 10.2. LERCN: Loading Edge Planking Control	100
SFR Definition 10.2. LEDON. Leading-Edge Dialiking Control	109
SFR Definition 10.3. ICTCST. Cycle-by-Cycle Peak Current Linni Status	109
SFR Definition 10.4. OCPCN. Overcurrent Protection Control	109
	123
SFR Definition 11.2. DPWINGN: DPWIN Control	123
SFR Definition 11.3. DPVVMULOCK: DPVVM Symmetry Lock Control	123
SFR Definition 11.4. DPWMILCDU: DPWMI Irim & Limit Correction Data Register U	123
SFR Definition 11.5. DPWMTLCD1: DPWM Trim & Limit Correction Data Register 1	123
SFR Definition 11.6. DPWMTLCD2: DPWM Trim & Limit Correction Data Register 2	124
SFR Definition 11.7. DPWMTLCD3: DPWM Trim & Limit Correction Data Register 3	124
SFR Definition 11.8. DPWMADDR: DPWM Indirect Address	124
SFR Definition 11.9. DPWMDATA: DPWM Indirect Address Data	124
SFR Definition 11.10. DPWMCN: DPWM Control	125
SFR Definition 11.11. SW_CYC: Switching Cycle Length Control	126
SFR Definition 11.12. PH_POL: Phase Polarity Control	126
SFR Definition 11.13. ENABX_OUT: ENABX Bypass Control	126
SFR Definition 11.14. OCP_OUT: Overcurrent Protection Bypass Control	127
SFR Definition 11.15. SWBP_OUT: Software Bypass Control	127
SFR Definition 11.16. SWBP_OUTEN: Software Bypass Output Enable	128
SFR Definition 11.17. PH1_CNTL0: Phase 1 Leading Edge Control Register 0	129
SFR Definition 11.18. PH1_CNTL1: Phase 1 Leading Edge Control Register 1	129
SFR Definition 11.19. PH1_CNTL2: Phase 1 Trailing Edge Control Register 2	130
SFR Definition 11.20. PH1_CNTL3: Phase 1 Trailing Edge Control Register 3	130
SFR Definition 11.21. PH2_CNTL0: Phase 2 Leading Edge Control Register 0	131
SFR Definition 11.22. PH2_CNTL1: Phase 2 Leading Edge Control Register 1	131
SFR Definition 11.23. PH2_CNTL2: Phase 2 Trailing Edge Control Register 2	131
SFR Definition 11.24. PH2_CNTL3: Phase 2 Trailing Edge Control Register 3	131
SFR Definition 11.25. PH3_CNTL0: Phase 3 Leading Edge Control Register 0	132
SFR Definition 11.26. PH3 CNTL1: Phase 3 Leading Edge Control Register 1	132
SFR Definition 11.27. PH3_CNTL2: Phase 3 Trailing Edge Control Register 2	132
SFR Definition 11.28. PH3 CNTL3: Phase 3 Trailing Edge Control Register 3	132
SFR Definition 11.29. PH4 CNTL0: Phase 4 Leading Edge Control Register 0	133
SFR Definition 11.30. PH4_CNTL1: Phase 4 Leading Edge Control Register 1	133



SFR Definition 11.31. PH4 CNTL2: Phase 4 Trailing Edge Control Register 2 133 SFR Definition 11.32. PH4 CNTL3: Phase 4 Trailing Edge Control Register 3 133 SFR Definition 11.33. PH5 CNTL0: Phase 5 Leading Edge Control Register 0 134 SFR Definition 11.34. PH5 CNTL1: Phase 5 Leading Edge Control Register 1 134 SFR Definition 11.35. PH5 CNTL2: Phase 5 Trailing Edge Control Register 2 . . . 134 SFR Definition 11.36. PH5 CNTL3: Phase 5 Trailing Edge Control Register 3 134 SFR Definition 11.37. PH6 CNTL0: Phase 6 Leading Edge Control Register 0 135 SFR Definition 11.38. PH6 CNTL1: Phase 6 Leading Edge Control Register 1 135 SFR Definition 11.39. PH6 CNTL2: Phase 6 Trailing Edge Control Register 2 135 SFR Definition 11.40. PH6 CNTL3: Phase 6 Trailing Edge Control Register 3 135 SFR Definition 11.41. DPWMTLLT0: Trim/Limit Low Limit Control Register 0 136 SFR Definition 11.42. DPWMTLGT0: Trim/Limit High Limit Control Register 0 136 SFR Definition 11.43. DPWMTLLT1: Trim/Limit Low Limit Control Register 1 136 SFR Definition 11.44. DPWMTLGT1: Trim/Limit High Limit Control Register 1 136 SFR Definition 11.45. DPWMTLLT2: Trim/Limit Low Limit Control Register 2 137 SFR Definition 11.46. DPWMTLGT2: Trim/Limit High Limit Control Register 2 137 SFR Definition 11.47. DPWMTLLT3: Trim/Limit Low Limit Control Register 3 137 SFR Definition 11.48. DPWMTLGT3: Trim/Limit High Limit Control Register 3 137 SFR Definition 11.49. DPWMULOCK: Symmetry Lock Control Register 138 SFR Definition 11.50. DPWMTLCD0: Trim & Limit Correction Data Register 0 138 SFR Definition 11.51. DPWMTLCD1: Trim & Limit Correction Data Register 1 139 SFR Definition 11.52. DPWMTLCD2: Trim & Limit Correction Data Register 2 139 SFR Definition 11.53. DPWMTLCD3: Trim & Limit Correction Data Register 3 139



SFR Definition 17.3. CRC0DAT: CRC0 Data Output	184
SFR Definition 17.4. CRC0FLIP: CRC0 Bit Flip	184
SFR Definition 18.1. VDM0CN: VDD Monitor Control	187
SFR Definition 18.2. RSTSRC: Reset Source	189
SFR Definition 19.1. PSCTL: Program Store R/W Control	195
SFR Definition 19.2. FLKEY: Flash Lock and Key	195
SFR Definition 19.3. FLSCL: Flash Scale	196
SFR Definition 19.4. ONESHOT: Flash Oneshot Period	197
SFR Definition 20.1. EMIOCN: External Memory Interface Control	199
SFR Definition 21.1. XBAR0: Port I/O Crossbar Register 0	206
SFR Definition 21.2. XBAR1: Port I/O Crossbar Register 1	207
SFR Definition 21.3. P0ODEN: Port0 Overdrive Mode	208
SFR Definition 21.4. P0SKIP: Port0 Skip	208
SFR Definition 21.5. P0MDOUT: Port0 Output Mode	209
SFR Definition 21.6. P0: Port0	209
SFR Definition 21.7. P1: Port1	210
SFR Definition 21.8. P1MDOUT: Port1 Output Mode	210
SFR Definition 21.9. P1SKIP: Port1 Skip	210
SFR Definition 21.10. P1MDIN: Port1 Input Mode	211
SFR Definition 22.1. CLKSEL: System Clock Select	217
SFR Definition 22.2. OSCLCN: Low-Frequency Oscillator Control	217
SFR Definition 22.3. OSCICN: Internal Oscillator Control	218
SFR Definition 22.4. OSCICL: Internal Oscillator Calibration	218
SFR Definition 22.5. OSCXCN: External Oscillator Control	219
SFR Definition 22.6. PLLCN: Phase-Locked Loop Control	219
SFR Definition 23.1. SMB0CF: SMBus Clock/Configuration	227
SFR Definition 23.2. SMB0CN: SMBus Control	229
SFR Definition 23.3. SMB0DAT: SMBus Data	231
SFR Definition 24.1. SCON0: Serial Port 0 Control	244
SFR Definition 24.2. SBUF0: Serial (UART0) Port Data Buffer	245
SFR Definition 25.1. TCON: Timer Control	254
SFR Definition 25.2. TMOD: Timer Mode	255
SFR Definition 25.3. CKCON: Clock Control	256
SFR Definition 25.4. TL0: Timer 0 Low Byte	257
SFR Definition 25.5. TL1: Timer 1 Low Byte	257
SFR Definition 25.6. TH0: Timer 0 High Byte	257
SFR Definition 25.7. TH1: Timer 1 High Byte	257
SFR Definition 25.8. TMR2CN: Timer 2 Control	260
SFR Definition 25.9. TMR2RLL: Timer 2 Reload Register Low Byte	261
SFR Definition 25.10. TMR2RLH: Timer 2 Reload Register High Byte	261
SFR Definition 25.11. TMR2L: Timer 2 Low Byte	261
SFR Definition 25.12. TMR2H Timer 2 High Byte	261
SFR Definition 25.13. TMR3CN: Timer 3 Control	264
SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte	265
SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte	265



SFR Definition 25.16. TMR3L: Timer 3 Low Byte	265 265 270
SFR Definition 26.1. PCAUCIN. PCA CONITOR	279
SFR Definition 26.3. PCA0CPMn: PCA Capture/Compare Mode	281
SFR Definition 26.4. PCA0L: PCA Counter/Timer Low Byte	282
SFR Definition 26.5. PCA0H: PCA Counter/Timer High Byte	282
SFR Definition 26.6. PCA0CPLn: PCA Capture Module Low Byte	282
SFR Definition 26.7. PCA0CPHn: PCA Capture Module High Byte	282
C2 Register Definition 27.1. C2ADD: C2 Address	283
C2 Register Definition 27.2. DEVICEID: C2 Device ID	283
C2 Register Definition 27.3. REVID: C2 Revision ID	284
C2 Register Definition 27.4. FPCTL: C2 Flash Programming Control	284
C2 Register Definition 27.5. FPDAT: C2 Flash Programming Data	284



1. System Overview

Digital power supply control offers system performance, cost, and flexibility advantages over traditional analog approaches. Performance gains are made possible through complex adaptive and nonlinear control response and efficiency optimization algorithms. External functions can be implemented in firmware, reducing external component count and its related size and cost. In-system programmability enables system behavior to be changed quickly and easily.

The Si8250/1/2 digital switching power supply controllers address a wide range of switch mode power topologies. These products consist of dedicated, high-speed hardware control hardware that operates under the supervision of an integrated Flash system management processor. As such, they offer the fast control response, ease-of-use and economies of a hardware solution, and the flexibility of a programmable solution.

Si8250/1/2 devices are useful in both isolated and non-isolated complex systems such as bridge and multiphase topologies. They can operate from the primary or secondary-side of the supply. They provide all necessary system functions including analog data conversion, full digital voltage or phase angle regulation, fault monitoring and recovery, and communications interface in a single chip. Critical control and fault detection functions are implemented in hardware and operate autonomously, even while the CPU is disabled.

As shown in the lower portion of Figure 1.1, the cycle-by-cycle hardware control path extends from the VSENSE input, through the 10 MHz ADC, loop filter, and six-phase DPWM. The ADC and loop filter together generate frequency-compensated duty cycle term u(n), which directly modulates the DPWM hardware. The system management processor provides functions such as system initialization, control optimization, fault detection/recovery, system maintenance and communication interface, soft-start/stop management, and other user-defined functions.



Figure 1.1. Si8250/1/2 Block Diagram



Product Ordering Number	Flash Memory	Number of PWM phases	UART	Package
Si8250-IQ	32 kB	6	>	LQFP-32
Si8250-IM	32 kB	6	•	QFN-28
Si8251-IQ	16 kB	6	•	LQFP-32
Si8251-IM	16 kB	6	~	QFN-28
Si8252-IQ	16 kB	3	—	LQFP-32
Si8252-IM	16 kB	3		QFN-28

 Table 1.1. Product Selection Guide



1.1. 10 MHz Control Processor ADC

The 6-bit, 10 MHz ADC is enabled during steady-state power supply operation. It digitizes the difference between the supply output voltage (VSENSE), and a programmable voltage reference level supplied by the 9-bit voltage reference DAC (REFDAC). The ADC has a built-in, programmable transient detector that asserts an interrupt when the ADC output suddenly deviates outside of the programmed range. Programmable LSB size provides a means to avoid limit cycle oscillation.



Figure 1.2. 10 MHz Control Processor ADC



1.2. DSP Filter Engine

The DSP filter engine consists of a first-stage PID filter and second stage low-pass filter. All coefficients are dynamically programmable enabling the system management processor to optimize loop response as load conditions change. The PID integrator has anti-wind-out logic that is automatically enabled during peak current limiting. One of two second-stage low-pass filters can be selected by software: a two-pole low pass that is updated at 10 MHz or a single switching cycle "quiet mode" SINC decimation filter that generates zeros at frequency intervals equal to fs/(2 x Decimation Ratio). The decimation ratio should be chosen to place a zero at the PWM frequency for the maximum attenuation of the PWM frequency component.



Figure 1.3. DSP Filter Engine



1.3. Six-Channel DPWM

The DPWM is a highly flexible timing generator that supports up to six modulation phases. Fixed or dynamically-adjustable dead times are supported. PWM and phase modulation are also supported. Output timing resolution is 5 ns (undithered). The DPWM is initialized by the system management processor and can be directly modulated in hardware or by the system management processor. A Trim and Limit subsystem enables the system management processor to program u(n) upper and lower limits for each output phase. It also provides the means for the system management processor to apply a time bias to u(n) for each timing phase to compensate for system power stage anomalies.



Figure 1.4. Six-Channel DPWM



1.4. Peak Current Limit Comparator

Cycle-by-cycle current limiting and overcurrent protection is provided by this subsystem. The output of the Peak Current Limit Comparator is asserted when the inductor current waveform applied to the IPK input exceeds the comparator threshold setting. Programmable leading edge blanking is provided to guard against false triggers. An overcurrent protection accumulator asserts an OCP interrupt when the number of consecutive current limit cycle interrupts equals a programmed maximum.



Figure 1.5. Peak Current Limit Comparator



1.5. Self-Sequencing 12-Bit ADC

Other system parameters (such as the supply input voltage) are digitized by a self-sequencing 12-bit, 200 ksps ADC. This ADC has individual result registers with programmable limit detectors for each ADC input MUX channel. A vectored interrupt is generated when the measured parameter exceeds the programmed limits. This monitoring mechanism enables fast response to system fault conditions and facilitates efficient interrupt-driven systems.



Figure 1.6. Self Sequencing ADC Overview Diagram



1.6. System Management Processor

The Si8250/1/2 devices use Silicon Laboratories' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12–24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's system clock running at 50 MHz, it has a peak throughput of 50 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/4	3	3/5	4	5	4/6	6	8
Number of Instructions	26	50	5	10	7	5	2	1	2	1

The Si8250/1/2 includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease-of-use in end applications. An extended interrupt handler allows the numerous analog and digital peripherals to operate independently of the controller core and interrupt the controller only when necessary. By requiring less intervention from the microcontroller core, an interrupt-driven system is more efficient and allows for easier implementation of multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip VDD monitor, a watchdog timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during system management processor initialization. The internal oscillator is factory calibrated to 24.5 MHz ±2%. A clock multiplier allows for operation at up to 50 MHz.



1.7. Development Tools

Si8250/1/2 devices include on-chip Silicon Laboratories 2-Wire (C2) debug circuitry that provides nonintrusive, full-speed, in-circuit debugging of the production part installed in the end application. Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the system management processor is halted, during single stepping, or at a breakpoint in order to keep them synchronized.



Figure 1.7. Development/In-System Debug Diagram

The Si8250DK development kit consists of a standard Silicon Labs IDE (editor, macro-assembler/linker, demo C compiler and real-time, in-system debugger) and a SMPS Application Builder and real-time firmware kernel. With the power supply hardware design as a starting point, the user enters system-specific parameters, such as minimum PWM duty cycle waveforms, system operating points, protection limits, and system management processor configuration, into the SMPS Builder.

Compensation can be done in the familiar S-domain, allowing the user to apply proven design techniques while fully deriving all of the benefits of a Z-domain solution. Using GUI-based design tools (examples shown in Figure 1.8 and Figure 1.9), the user inputs his system timing, pole/zero locations and system parameters. With this input, the SMPS Application Builder software calculates and loads the required initialization parameters into the real-time kernel, dramatically simplifying design and speeding time-to-market. The kernel is then compiled into a downloadable firmware program and loaded into the Flash memory of the Si8250/1/2. This development methodology minimizes the amount of code the designer must generate, lowering design risk and speeding time-to-market.





Figure 1.8. System Waveform Builder Tool

The System Waveform Builder Tool (Figure 1.8) generates DPWM initialization code directly from timing waveforms drawn by the user.





Figure 1.9. Buck Regulator Compensation Tool

Compensation tools automatically generate filter coefficients based on the user's system parameters and desired pole/zero frequencies. Controller and loop magnitude and frequency plots allow the user to fine-tune his design.



1.8. Memory Map

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of up to 32 kB of Flash. This memory may be reprogrammed in-system in 512 byte sectors and requires no special off-chip programming voltage.



Figure 1.10. Memory Map Diagram



1.9. Comparator 0

Si8250/1/2 devices include a software-configurable voltage comparator with an input multiplexer. The comparator offers programmable response time and hysteresis and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0) or an asynchronous "raw" output (CP0A). Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE or suspend mode, the CP0 interrupt may be used as a "wake-up" source for the processor. Comparator0 may also be configured as a reset source.



Figure 1.11. Comparator 0

1.10. Serial Ports

The Si8250/1/2 family includes an SMBus/I2C interface (suitable for use as a PMBus port), and a fullduplex UART with enhanced baud rate configuration. The UART is typically used to transmit data across the isolation barrier in isolated supplies while the SMBus port is used as a system communication interface for PMBus and can operate as a master or slave. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.



1.11. Port I/O

Si8250/1/2 family devices include 16 port I/O pins. Port pins are organized as two byte-wide ports. The port pins behave like typical 8051 ports with a few enhancements. Port 0 can be configured as a digital I/O and Port 1 can be configured as a digital or analog I/O. Pins selected as digital I/O can be configured for push-pull or open-drain operation. The "weak pullups" that are fixed on typical 8051 devices may be globally disabled to save power.

The Digital Crossbar allows mapping of internal digital system resources to port I/O pins. On-chip counter/timers, serial buses, hardware interrupts, and other digital signals can be configured to appear on the port pins using the Crossbar control registers. This allows the user to select the exact mix of general-purpose port I/O, digital, and analog resources needed for the application.







1.12. Programmable Counter Array

The 3-channel Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. The counter/timer is driven by a programmable time base that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, real-time clock source divided by 8, Timer 0 overflow, or an external clock signal on the External Clock input (ECI) input pin.

Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM. Additionally, PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. The PCA Capture/Compare Module I/O and the External Clock Input may be routed to Port I/O using the digital crossbar.



Figure 1.13. Programmable Counter Array



NOTES:



2. System Operation

2.1. Power Up Initialization

When reset, the Si8250 enters lockout mode (minimum current consumption state) as specified in Table 2.1. During power up, all I/O pins of the Si8250/1/2 are at high impedance (except PH1–PH6, which are low) until device hardware is in its starting state. When this occurs, the I/O pins transition to the user's programmed states. The PH1–PH6 outputs remain low until either initialized to some other state by the system management processor or until DPWM switching begins. The system management processor is enabled and operating at 80 kHz. Typically, the system management processor will remain enabled long enough for firmware to initialize operating parameters, then will enter Stop mode if VIN is below the UVLO threshold. The system management processor can be restored to operating mode by any of four wake-up sources: a Comparator0 interrupt; the falling edge of the UART RX input (for isolated applications); a VIN0/VIN level interrupt (non-isolated applications), or a system management processor reset.

Si8250 Peripheral	Power-Up State
VREF Generator	Disabled
Reference Scaling DAC	Disabled, output = 0 V
10 MHz ADC (ADC1)	Disabled
ADC0 Input MUX	Channel 1 (ADC0) selected
DSP Filter	Disabled
DPWM Input Control MUX	Channel 0 (filter output) selected
DPWM	Disabled, PH outputs = 00
Leading Edge Blanker	Disabled
Blanker VT DAC	Disabled
Current Limit Comparator	Disabled
OCP Detector	Disabled
ADC0	Disabled
Port 0 I/O	All I/O = input mode, open drain configuration
Port 1 I/O	All I/O = input mode, open drain configuration
Interrupts	Individually and globally disabled
POR/Brown-out detector	Enabled
System Management Processor Clock	80 kHz LFO enabled
GP Comparator	Disabled
Serial Ports and Timers	Disabled

Table 2.1. Si825x Power-Up State



2.2. Isolated Applications

An isolated supply example is shown in Figure 2.1. Critical primary-side voltages (e.g., VIN) are digitized and transmitted to the UART on-board the Si8250/1/2 by a Silicon Labs C8051F30x MCU. All secondary-side voltages are measured and converted directly by the ADC0 on the Si8250/1/2. Primary-side gate control signals are isolated using a Silicon Labs Si840x quad-channel, high-speed isolator. Secondary side gate control lines connect directly to the inputs of the corresponding external driver ICs.



Figure 2.1. Isolated SMPS Application


2.3. Non-Isolated (POL) Applications

The non-isolated application differs from the isolated case in that the UART is not used. In the non-isolated case, the VIN/AIN0 channel of the 12-bit ADC connects directly to the VIN/AIN0 input of ADC0 as shown in Figure 2.2. A local regulator biases the Si8250/1/2 and all gate control signals connect directly to the external MOSFET driver ICs.



Figure 2.2. Non Isolated Converter

2.4. Clock Source

The Si8250/1/2 is clocked internally from the low-frequency oscillator (LFO), 25 MHz oscillator, or external clock source. A SYNC function is provided to synchronize the Si8250/1/2 and external hardware.

2.5. PWM Limits, Protection and Operating Point Settings

The minimum and maximum PWM duty cycle limits are programmed in firmware and loaded into hardware registers during by the system management processor during initialization. The PWM duty cycle increases in a linear fashion from programmed minimum to programmed maximum as u(n) varies from zero to full scale (0x1FF). System safeguard settings (e.g., over-voltage protection threshold) and operating point settings (e.g., output voltage) are also firmware-programmable and loaded to hardware registers during initialization.



NOTES:



3. Absolute Maximum Ratings

Table 3.1. Absolute Maximum Ratings*

Parameter	Conditions	Min.	Тур.	Max.	Units
Ambient Temperature under Bias		-55	_	+135	°C
Storage Temperature		-65	_	+150	°C
Voltage on any Port I/O Pin or \overline{RST} with respect to GND		-0.3	_	TBD	V
Voltage on VDD with respect to GND		-0.3	—	TBD	V
Maximum total current through VDD or GND		_	_	TBD	mA
Maximum output current sunk by \overline{RST} or any Port pin		—	_	TBD	mA
*Note: Stresses above those listed under "2.1 A device. This is a stress rating only, and fi	Absolute Maximum Rat	ings" may c he devices a	ause perma	anent damag	ge to the

device. This is a stress rating only, and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

4. DC Electrical Specifications

Table 4.1. DC Electrical Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Supply Voltage		2.25		2.75	V
Supply Current, all Peripherals Enabled	Analog + digital supply current.		26	_	mA
Lockout mode supply current	Analog + digital supply current. (See Table 3.1 on page 39)		300	_	μA
Digital Supply Current (shutdown)	Oscillator not running, VDD monitor disabled		<0.1	_	μA
Digital Supply RAM Data Retention Voltage		_	1.5	_	V



NOTES:



5. Pinout and Package Definitions

Name	QFN-28 Pin #	LQFP-32 Pin#	Туре	Description
RST/C2CK	1	1	D I/O	Reset input or bidirect debug clock
IPK	2	2	AIN	Inductor current input
VSENSE	3	3	AIN	Output voltage feedback input
GND	4		AIN	Ground
GNDA	_	4	AIN	Ground
VDD	5	—	AIN	Power supply input
VDDA	—	5	AIN	Power supply input
VREF	6	6	AIN	External voltage reference input
P1.0/VIN or AIN0	7	7	D I/O or AIN	Port 1 I/O or scaled power supply input voltage
P1.1/AIN1	8	8	D I/O or AIN	Port 1 I/O or ADC input 1
P1.2/AIN2	9	9	D I/O or AIN	Port 1 I/O or ADC input 2
P1.3/AIN3	10	10	D I/O or AIN	Port 1 I/O or ADC input 3
P1.4/AIN4	11	11	D I/O or AIN	Port 1 I/O or ADC input 4
GND	_	12	AIN	Ground
VDD	—	13	AIN	Power supply input
P1.5/AIN5	12	14	D I/O or AIN	Port 1 I/O or ADC input 5
P1.6/AIN6	13	15	D I/O or AIN	Port 1 I/O or ADC input 6
P1.7/ AIN7/C2D	14	16	D I/O, DIN or AIN	Port 1 I/O or ADC input 7 or C2 Data
P0.7	15	17	D I/O	Port 0 I/O
P0.6	16	18	D I/O	Port 0 I/O
P0.5	17	19	D I/O	Port 0 I/O
P0.4	18	20	D I/O	Port 0 I/O
P0.3/XCLK	19	21	D I/O	Port 0 I/O
P0.2	20	22	D I/O	Port 0 I/O
P0.1	21	23	D I/O	Port 0 I/O
P0.0	22	24	D I/O	Port 0 I/O or bidirectional debug data
PH6	23	25	DOUT	Phase 6 switch control output
PH5	24	26	DOUT	Phase 5 switch control output
PH4	25	27	DOUT	Phase 4 switch control output
VDD		28	AIN	Power supply input
GND	—	29	AIN	Ground
PH3	26	30	DOUT	Phase 3 switch control output
PH2	27	31	DOUT	Phase 2 switch control output
PH1	28	32	DOUT	Phase 1 switch control output

Table 5.1. Pin Descriptions





Figure 5.1. LQFP-32 Pinout Diagram (Top View)





Figure 5.2. QFN-28 Pinout Diagram (Top View)





Figure 5.3. LQFP-32 Package Diagram



MM TYP

0.90

0.02

0.65

0.25

0.23

5.00

3.15

5.00

3.15

0.5

0.55

28

7 7

0.435

0.435

0.18

0.18

MAX

1.00

0.05

1.00

0.30

_

3.35

_

3.35

0.65

_

—

_









Figure 5.5. Typical QFN-28 Landing Diagram



Top View



Figure 5.6. Typical QFN-28 Solder Paste Mask



NOTES:



6. Reference Scaling DAC (REFDAC)

The 9-bit reference scaling DAC supplies a 0 to 1.25 V variable voltage reference to ADC1. To minimize power consumption during Lockout mode, the REFDAC and associated reference generator is disabled on power-up and reset, and must be enabled by firmware. The voltage reference must be enabled for the REFDAC to operate (see Section "12. Voltage Reference" on page 141). The REFDAC is enabled or disabled via the RDACEN bit in the REFDACMD register. REFDAC output voltage is controlled by RDAC[8:0] in REFDAC0L and REFDAC0H. The REFDAC output is updated when the REFDAC0L register is written.



Figure 6.1. REFDAC Block Diagram

SFR Definition 6.1. REFDAC0H: Reference DAC High Byte Data





SFR Definition 6.2. REFDAC0L: Reference DAC Low Byte Data

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
RDAC7	RDAC6	RDAC5	RDAC4	RDAC3	RDAC2	RDAC1	RDAC0	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-			
SFR Address: 0x96											
Bits 7–0: RDAC[7:0]: Reference DAC Data Bits Refout = Vref x RDAC[8:0]/512											

SFR Definition 6.3. REFDACMD: Reference DAC Mode Control





Table 6.1. Reference DAC Electrical SpecificationsTA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Resolution		—	—	9	Bits
LSB Size		—	2.44	_	mV
Integral Nonlinearity (INL)		-2	—	+2	LSB
Differential Nonlinearity (DNL)		-0.75	—	+0.75	LSB
Settling Time	1/2 LSB change from 0 to full scale	_	2	_	μs
Turn-on Time		—	20	_	μs
Noise	2 MHz BW	—	1	_	mV _{PP}
Power Supply Rejection		—	70	_	db
Supply Current		—	220	_	μA
Shutdown Supply Current		—	—	0.1	μA



NOTES:



7. ADC0 (12-Bit, Self-Sequencing ADC)

ADC0 consists of a 12-bit, 200 ksps ADC and associated auto sequencing logic, limit registers, and temperature sensor. Each AMUX channel has a corresponding SFR and hardware limit detector. The limit detectors compare the converted parameter to user-programmed limits and generate a vectored interrupt when these limits are exceeded. ADC0 is equipped with auto sequencing logic, which completely eliminates the need for system management processor supervision during data conversion. Auto sequencing automates the analog data conversion process and enables system protection functions to be implemented in firmware. When in auto sequencing mode, ADC0 self-manages AMUX addressing, start-of-conversion, parametric limit tests, and data storage. ADC0 can also be operated in modes typical of Silicon Laboratories' MCUs, including timer or firmware start-of-conversion triggers and firmware-controlled AMUX addressing.



Figure 7.1. ADC0 Functional Block Diagram

7.1. ADC0 Indirect Addressing

There are many registers used to setup and control ADC0; most of these registers are accessed in indirect SFR space. An indirect ADC0 SFR is accessed by writing the SFR address to ADC0ADDR, then reading or writing the data in ADC0DATA. Note that ADC0AI is the address auto-Increment bit; when set to '1', this bit causes ADC0ADDR to increment automatically on each access of ADC0DATA for fast sequential SFR accesses.



7.2. Analog Multiplexer (AMUX)

The AD0MX[3:0] bits select the input channel to the ADC. Any of the following may be selected as an input: P1.0–P1.7, the on-chip temperature sensor, ground, the REFDAC output and the scaled power supply output voltage (VSENSE). ADC0 is single-ended and all signals measured are with respect to GND. The ADC0 inputs channels are selected using the ADC0MX register as described in the register definition at the end of this chapter.

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to '0' the corresponding bit in register P1MDIN. To force the Crossbar to skip a Port pin, set to '1' the corresponding bit in register P1SKIP.

As shown in Figure 7.2, the MUX channel address and the SFR demultiplexer operate in parallel such that the converted result for a given analog input is stored in its associated SFR. As shown, ADC0ASCN bit selects either the AMUX channel address from either AD0MX or the auto sequencing logic. This address selects both the AMUX channel and output SFR addresses, ensuring the converted result is stored in its designated SFR and level-checked by the associated limit detector.



Figure 7.2. 12-Bit ADC Auto Sequencing Detail



7.3. Temperature Sensor

The typical temperature sensor transfer function is shown in Figure 7.3. The output voltage (VTEMP) is the positive ADC input when the temperature sensor is selected by bits AD0MX[3:0] in register ADC0MX.



Figure 7.3. Typical Temperature Sensor Transfer Function



7.3.1. Starting a Conversion

Referring to the Figure 7.4, an ADC0 conversion can be initiated in one of three ways depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM[1:0]) in register ADC0CN. Conversions may be initiated by one of the following:

- Writing a '1' to the AD0BUSY bit of register ADC0CN
- Non-auto sequencing mode Timer 2 or Timer 3 overflow (timed continuous supervised conversions)
- Auto Sequencing mode Timer 2 or Timer 3 overflow (timed continuous automatic conversions)



Writing a '1' to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the conversion complete ADC0 interrupt flag (AD0INT).

Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. When Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte overflows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode.



7.3.2. Tracking Modes

Each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate. ADC0 has three tracking modes: Pre-Tracking, Post-Tracking, and Dual-Tracking. Pre-Tracking Mode provides the minimum delay between the convert start signal and end of conversion by tracking before the convert start signal. This mode requires software management in order to meet minimum tracking requirements. In Post-Tracking Mode, a programmable tracking time starts after the convert start signal and is managed by hardware. Dual-Tracking Mode maximizes tracking time by tracking before and after the convert start signal. Figure 7.5 shows examples of the three tracking modes.



Figure 7.5. ADC0 Tracking Modes

Pre-Tracking Mode is selected when AD0TM is set to 00b. Conversions are started immediately following the convert start signal. ADC0 is tracking continuously when not performing a conversion. Software must allow at least the minimum tracking time between each end of conversion and the next convert start signal. The minimum tracking time must also be met after ADC0 is enabled, before the first convert start signal.

Post-Tracking Mode is selected when AD0TM is set to 11b. A programmable tracking time based on AD0TK is started immediately following the convert start signal. Conversions are started after the programmed tracking time ends. After a conversion is complete, ADC0 does not track the input. Rather, the sampling capacitor remains disconnected from the input making the input pin high-impedance until the next convert start signal.

Dual-Tracking Mode is selected when AD0TM is set to 01b. A programmable tracking time based on AD0TK is started immediately following the convert start signal. Conversions are started after the programmed tracking time ends. After a conversion is complete, ADC0 tracks continuously until the next conversion is started.

More tracking time than is specified in Table 7.1 on page 89 may be required after changing MUX settings. See the settling time requirements described in Section **"7.4.1. Settling Time Requirements**" on page **63**.



7.3.3. Timing

ADC0 has a maximum conversion speed specified in Table 7.1 on page 89. ADC0 is clocked from the ADC0 Subsystem Clock (F_{CLK}). The source of F_{CLK} is selected based on the BURSTEN bit. When BURSTEN is logic 0, F_{CLK} is derived from the current system clock. When BURSTEN is logic 1, F_{CLK} is derived from the Burst Mode Oscillator, an independent clock source with a maximum frequency of 25 MHz.

When ADC0 is performing a conversion, it requires a clock source that is typically slower than F_{CLK} . The ADC0 SAR conversion clock (SAR clock) is a divided version of F_{CLK} . The divide ratio can be configured using the AD0SC bits in the AD0CF register. The maximum SAR clock frequency is listed in Table 7.1 on page 89.

ADC0 can be in one of three states at any given time: tracking, converting, or idle. Tracking time depends on the tracking mode selected. For Pre-Tracking Mode, tracking is managed by software and ADC0 starts conversions immediately following the convert start signal. For Post-Tracking and Dual-Tracking Modes, the tracking time after the convert start signal is equal to the value determined by the AD0TK bits plus 2 F_{CLK} cycles. Tracking is immediately followed by a conversion. The ADC0 conversion time is always 13 SAR clock cycles plus an additional 2 F_{CLK} cycles to start and complete a conversion. Figure 7.6 shows timing diagrams for a conversion in Pre-Tracking Mode and tracking plus conversion in Post-Tracking or Dual-Tracking Mode. In this example, repeat count is set to one.



Figure 7.6. 12-Bit ADC Tracking Mode Example



7.3.4. Burst Mode

Burst Mode is a power saving feature that allows ADC0 to remain in a very low power state between conversions. When Burst Mode is enabled, ADC0 wakes from a very low power state, accumulates 1, 4, 8, or 16 samples using an internal Burst Mode clock (approximately 25 MHz), and then re-enters a very low power state. Since the Burst Mode clock is independent of the system clock, ADC0 can perform multiple conversions then enter a very low power state within a single system clock cycle, if the system clock is slow or suspended.

Burst Mode is enabled by setting BURSTEN to logic 1. When in Burst Mode, AD0EN controls the ADC0 idle power state (i.e., the state ADC0 enters when not tracking or performing conversions). If AD0EN is set to logic 0, ADC0 is powered down after each burst. If AD0EN is set to logic 1, ADC0 remains enabled after each burst. On each convert start signal, ADC0 is awakened from its Idle Power State. If ADC0 is powered down, it will automatically power up and wait the programmable Power-Up Time controlled by the AD0PWR bits. Otherwise, ADC0 will start tracking and converting immediately. Figure 7.7 shows Burst Mode Operation with a slow system clock and a repeat count of 4.



C = Converting

Figure 7.7. 12-Bit ADC Burst Mode Example with Repeat Count Set to 4

Important Note: When Burst Mode is enabled, only Post-Tracking and Dual-Tracking modes can be used.

When Burst Mode is enabled, a single convert start will initiate a number of conversions equal to the repeat count. When it is disabled, a convert start is required to initiate each conversion. In both modes, the ADC0 End of Conversion Interrupt Flag (AD0INT) will be set after repeat count conversions have been accumulated. Similarly, the Window Comparator will not compare the result to the greater-than and less-than registers until repeat count conversions have been accumulated.

The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code. When the repeat count is set to 1, conversion codes are represented in 12-bit unsigned integer format and the output conversion code is updated after each conversion. Inputs are measured from '0' to VREF x 4095/4096.



Data can be right-justified or left-justified, depending on the setting of the AD0RJST bit (ADC0CN.2). Unused bits in the ADC0H and ADC0L registers are set to '0'. Example codes are shown below for both right-justified and left-justified data.

When the ADC0 Repeat Count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. The output value can be 14-bit (4 samples), 15-bit (8 samples), or 16-bit (16 samples) in unsigned integer format based on the selected repeat count. The repeat count can be selected using the ADORPT bits in the ADC0CF register.

When the ADC0 input configuration is changed (i.e., a different AMUX0 selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion.



7.3.5. Auto Sequencing Mode

As shown in Figure 7.8, ADC0 auto sequencing mode is enabled by setting the ADC0ASCN bit in the ADC0ADDR register to 1 and selecting Timer 2 or Timer 3 as the start-of-conversion trigger. The analog inputs are converted in a sequence specified by the contents of the Timeslot registers (TS01CN, TS23CN, TS45CN, TS67CN), which must be initialized prior to engaging auto sequencing. When a timer interrupt occurs, the AMUX is sequenced to the next address specified in the timeslot register, the track-and-hold is placed in hold mode, and ADC0 is triggered. At the end of conversion, data is stored in a dedicated SFR where hardware limit detectors compare the data to prescribed upper and lower limits. An interrupt is generated if the data is outside of these limits.



Figure 7.8. ADC0 Limit Detectors

Important Notes about Auto Sequence Mode:

1. The temperature sensor and REFDAC outputs cannot be read using autoscan mode. These values can only be read while ADC0 is under firmware control.



2. The ADC0 window detector interrupt and ADC0EOL interrupt should be disabled during autosequencing.

An ADC auto sequencing frame is composed of eight timeslots, each containing an AMUX address. Any of the analog in (AINn) input channels and VSENSE can be assigned to any timeslot as shown in Figure 7.9.



Figure 7.9. Programming ADC Auto Sequencer Timeslots

As shown, register TS01CN is the timeslot 0 and timeslot 1 assignment register. The lower nibble of this register contains 0000b, which corresponds to AMUX channel 0 (i.e., AIN0/VIN input). The next nibble of TS01CN contains 0001b corresponding to AIN 1 and so forth. Any given variable can be assigned more than once, effectively increasing the update rate for that variable.

7.4. Output Conversion Code

The registers ADC0H and ADC0L (or the AMUX channel-specific SFR in auto sequencing mode) contain the high and low bytes of the output conversion code. When the repeat count is set to 1, conversion codes are represented in 12-bit unsigned integer format and the output conversion code is updated after each conversion. Inputs are measured from '0' to VREF x 4095/4096. Unused bits in the result registers are set to '0'.

When the ADC0 Repeat Count is greater than 1, the output conversion code represents the accumulated result of the conversions performed and is updated after the last conversion in the series is finished. The output value can be 14-bit (4 samples), 15-bit (8 samples), or 16-bit (16 samples) in unsigned integer format based on the selected repeat count. The repeat count can be selected using the AD0RPT bits in the ADC0CF register.



7.4.1. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different AMUX0 selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 7.10 shows the equivalent ADC0 input circuit.



Figure 7.10. ADC0 Equivalent Input Circuits

The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 7.1. When measuring the Temperature Sensor output or VDD with respect to GND, RTOTAL reduces to RMUX.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Equation 7.1. ADC0 Settling Time Requirements

Where:

- SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB).
- t is the required settling time in seconds.
- RTOTAL is the sum of the AMUX0 resistance and any external source resistance.
- n is the ADC resolution in bits (12).

7.4.2. ADC0 Operation

In a typical system, ADC0 is configured using the following steps:

- Step 1. Initialize auto sequencing mode timeslot assignments.
- Step 2. Choose the start of conversion source.
- Step 3. Choose Normal Mode or Burst Mode operation.
- Step 4. If Burst Mode, choose the ADC0 Idle Power State and set the Power-Up Time.
- Step 5. Choose the tracking mode. Note that Pre-Tracking Mode can only be used with Normal Mode.
- Step 6. Calculate required settling time and set the post convert-start tracking time using the AD0TK bits.
- Step 7. Choose the repeat count.
- Step 8. Enable auto sequencing mode (if used), enable or disable the End of Conversion and Window Comparator Interrupts.



7.4.3. Window Detectors

ADC0 contains a dedicated window detector (for use in software-supervised conversion mode) and ten individual limit detectors for use in autosequencing mode. Each detector operates as described in this section.

Figure 7.11 shows two example window comparisons for data with ADC0LTH:ADC0LTL = 0x0200 (512d) and ADC0GTH:ADC0GTL = 0x0100 (256d). The input voltage can range from '0' to $V_{REF} x$ (4095/4096) with respect to GND, and is represented by a 12-bit unsigned integer value. The repeat count is set to one. In the left example, an interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by measured parameter limit registers (e.g., AINIGTH, GTL and AINILTH, LTL) (if 0x0100 < ADC0H:ADC0L < 0x0200). In the right example, an interrupt will be generated if the ADC0 conversion word is outside of the range defined by the limit registers (if ADC0H:ADC0L < 0x0100 or ADC0H:ADC0L > 0x0200).



Figure 7.11. ADC Window Compare Examples



SFR Definition 7.1. ADC0MX: ADC	0 Channel Select
---------------------------------	------------------

Р	Р	Р	Р					Report Value				
	ACTMX2	ACTMX1		AD0MX3	AD0MX2			00000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	00000000				
DRT	Ditto	Bito	BRT	Bito	Dit L	BRT	SFR Address:	0xBB				
Bits 7–4:	ACTMX[3:0)]: AMUX s	status bits									
	These read	f-only bits a	allow the sy	/stem mana	agement pro	cessor to r	ead the curi	rent AMUX				
	address du	ring auto s	equencing	operation.	The states o	of these bits	are identica	al to those of				
	ADC0MX[3:0].											
Bits 3-0:	AD0MX[3:0)]: ADC0 ir	nput MUX c	hannel sele	ect bits							
	These bits select ADC0 MUX input channel 0 to 7 when the MUX is not in auto sequencing											
	mode.											
	0000: P1.0	or AIN0/V	IN									
	0001: P1.1	or AIN1										
	0010: P1.2	or AIN2										
	0011: P1.3	or AIN3										
	0100. P1.4 0101 · P1 5	or AIN5										
	0101.1 1.5 0110 [.] P1 6	or AIN6										
	0111: P1.7	or AIN7										
	1000: VSE	NSE										
	1001: GND)										
	1010: GND)										
	1011: GND)										
	1100: GND)										
	1101: GND											
	1110: Refe	rence DAC	;									
	TTTT: Temp	erature se	nsor									

SFR Definition 7.2. ADC0ADDR: ADC0 Indirect Address Pointer





SFR Definition 7.3. ADC0DATA: ADC0 Indirect Data Pointer



SFR Definition 7.4. ADC0STA0: ACD0 SFR Flag Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AIN7EO	CAIN6EOC	AIN5EOC	AIN4EOC	AIN3EOC	AIN2EOC	AIN1EOC	AIN0VINEO	C 00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SFR Addres	s: 0xB5
Bit 7:	AIN7EOC: A 0: The data 1: New data	AIN7 Analo in the AIN is availab	og Input Er 7 SFR has le in the A	nd of Conv not been IN7 SFR.	version updated si	nce it was l	ast read.	
Bit 6:	AIN6EOC: A 0: The data 1: New data	AIN6 Analo in the AIN is availab	og Input Er 6 SFR has le in the A	nd of Conv not been IN6 SFR.	version updated si	nce it was l	ast read.	
Bit 5:	AIN5EOC: A 0: The data 1: New data	AIN5 Analo in the AIN is availab	og Input Er 5 SFR has le in the A	nd of Conv not been IN5 SFR.	version updated si	nce it was l	ast read.	
Bit 4:	AIN4EOC: A 0: The data 1: New data	AIN4 Analo in the AIN is availab	og Input Er 4 SFR has le in the A	nd of Conv not been IN4 SFR.	version updated si	nce it was l	ast read.	
Bit 3:	AIN3EOC: A 0: The data 1: New data	AIN3 Analo in the AIN is availab	og Input Er 3 SFR has le in the A	nd of Conv not been IN3 SFR.	version updated si	nce it was l	ast read.	
Bit 2:	AIN2EOC: A 0: The data 1: New data	AIN2 Analo in the AIN is availab	og Input Er 2 SFR has le in the A	nd of Conv not been IN2 SFR.	version updated si	nce it was l	ast read.	
Bit 1:	AIN1EOC: A 0: The data 1: New data	AIN1 Analo in the AIN is availab	og Input Er 1 SFR has le in the A	nd of Conv not been IN1 SFR.	version updated si	nce it was l	ast read.	
Bit 0:	AIN0VINEO 0: The data 1: New data	C: AIN0/V in the AIN is availab	IN Analog 0/VIN SFR le in the A	Input End has not t N0/VIN S	l of Conver been updat FR.	sion ed since it v	vas last rea	d.



SFR Definition 7.5. ADC0STA1: ADC0 SFR Flag Register 1



SFR Definition 7.6. ADC0CF: ADC0 Configuration

								DecetValue			
R/W	R/W	R/W	R/W	R/W	R/W	R/W		Reset value			
AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	AD0RPT1	AD0RPT0	reserved	11111000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-			
	SFR Address: 0xBC										
Bits 7–3: AD0SC[4:0]: ADC0 SAR Conversion Clock Period Bits SAR conversion clock is derived from F _{CLK} by the following equation, where ADC0SC refers to the 5-bit value held in ADC0SC[4:0]: ADC0SC = (F _{CLK} /CLKSAR) – 1.											
 Bits 2–1: AD0RPT[1:0]: ADC0 Repeat Count 00: 1 conversion is performed. 01: 4 conversions are performed and accumulated. 10: 8 conversions are performed and accumulated. 11: 16 conversions are performed and accumulated. 											
Bit 0:	Reserved; r	nust be ma	intained '0'								



SFR Definition 7.7. ADC0CN: ADC0 Control

R/W	R/W	R	R/W	R	R/W	R/W	R/W	Reset Value				
AD0EN	BURSTEN	AD0INT	AD0BUSY	AD0WINT	AD0RBUFEN	AD0CM1	AD0CM0	00000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_				
						S	FR Address	: 0xE8				
Bit 7:	AD0EN: AD0 0: ADC0 dis 1: ADC0 ena	CO Enable abled and abled and	e bit d in low-pow l ready for d	ver shutdov ata conver	/n. sions.							
Bit 6:	BURSTEN: ADC0 Burst Mode Enable Bit 0: ADC0 burst mode disabled. 1: ADC0 burst mode enabled.											
Bit 5:	AD0INT: ADC0 Conversion Complete Flag 0: ADC0 has not completed a data conversion since the last time ADC0INT was cleared. 1: ADC0 has completed a data conversion.											
Bit 4:	 AD0BUSY: READ: O: ADC0 conversion is complete or a conversion is not in progress. Note that ADC0INT is set to logic '1' on the falling edge of AD0BUSY. 1: ADC0 conversion is in progress. WRITE: O: No effect. 1: Initiates AD0 conversion if ADC0CNI1:01 = 00h; etherwise, no effect. 											
Bit 3:	AD0WINT: A 0: ADC0 win 1: ADC0 win	DC0 Win dow inter dow inter	dow Interru rupt not act rupt asserte	pt ive. ed.								
Bit 2:	AD0RBUFE 0: ADC0 SAI 1: ADC0 SAI	N: ADC0 R buffer d R buffer e	SAR Buffer lisabled. mabled.	Enable Bit								
Bits 1–0:	AD0CM[1:0] 00: AD0 com 01: AD0 com 10: ADC0 co 11: Reserved	version in version in nversion d.	itiated on e itiated on o initiated on	very write o verflow of ∃ overflow of	of '1' to ADC0BI Fimer 3. FTimer 2.	JSY.						



SFR Definition 7.8. ADC0TK: ADC0 Tracking Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD0PWF	R3 AD0PWR2	AD0PWR1	AD0PWR0	AD0TM1	AD0TM0	AD0TK1	AD0TK0	11111111			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_			
						5	SFR Address	0xBA			
 Bits 7–4: AD0PWR[3:0]: ADC0 Burst Mode Power-up Time For BURSTEN = 0: ADC0 power state controlled by ADC0EN. For BURSTEN = 1 and ADC0EN = 1: ADC0 remains enabled and does not enter the low power state. For BURSTEN = 1 and ADC0EN = 0: ADC0 enters the low power state and is enabled after each start-of-conversion. The power-up time is programmed according to the following equation: ADC0PWR = (TSTARTUP/200 ns) – 1. 											
Bits 3–2:	 -2: AD0TM[1:0]: ADC0 Tracking Mode Bits 00: Reserved. 01: ADC0 is configured to Post-Tracking Mode. 10: ADC0 is configured to Pre-Tracking Mode. 11: ADC0 is configured to Dual-Tracking Mode. 										
Bits 1–0:	 its 1–0: AD0TK[1:0]: ADC0 Post-Track Time 00: Post-Tracking time is equal to 2 SAR clock cycles + 2 F_{CLK} cycles. 01: Post-Tracking time is equal to 4 SAR clock cycles + 2 F_{CLK} cycles. 10: Post-Tracking time is equal to 8 SAR clock cycles + 2 F_{CLK} cycles. 11: Post-Tracking time is equal to 16 SAR clock cycles + 2 F_{CLK} cycles. 										



SFR Definition 7.9. ADC0LM0: ADC0 Analog Channel Limit Interrupt Flag Register 0

R	R	R	R	R	R	R	R	Reset Value
AIN7IR0	AIN6IRQ	AIN5IRQ	AIN4IRQ	AIN3IRQ	AIN2IRQ	AIN1IRQ	AIN0VINIRQ	0000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SFR Address:	0xC7
Bit 7:	AIN7IRQ: 0: Analog i 1: Analog i	Analog Inp input AIN7 input AIN7	ut 7 Limit is within p is outside	Interrupt rogramme programm	ed limits - in ned limits -	nterrupt no interrupt a	t asserted. sserted.	
Bit 6:	AIN6IRQ: 0: Analog 1: Analog	Analog Inp input AIN6 input AIN6	ut 6 Limit is within p is outside	Interrupt programme programm	ed limits - i ned limits -	nterrupt no interrupt a	t asserted. isserted.	
Bit 5:	AIN5IRQ: 0: Analog 1: Analog	Analog Inp input AIN5 input AIN5	ut 5 Limit is within p is outside	Interrupt programme programm	ed limits - i ned limits -	nterrupt no interrupt a	t asserted. sserted.	
Bit 4:	AIN4IRQ: 0: Analog 1: Analog	Analog Inp input AIN4 input AIN4	ut 4 Limit is within p is outside	Interrupt programme programm	ed limits - i ned limits -	nterrupt no interrupt a	t asserted. isserted.	
Bit 3:	AIN3IRQ: 0: Analog 1: Analog	Analog Inp input AIN3 input AIN3	ut 3 Limit is within p is outside	Interrupt programme programm	ed limits - i ned limits -	nterrupt no interrupt a	t asserted. isserted.	
Bit 2:	AIN2IRQ: 0: Analog 1: Analog	Analog Inp input AIN2 input AIN2	ut 2 Limit is within p is outside	Interrupt programme programm	ed limits - i ned limits -	nterrupt no interrupt a	t asserted. sserted.	
Bit 1:	AIN1IRQ: 0: Analog 1: Analog	Analog Inp input AIN1 input AIN1	ut 1 Limit is within p is outside	Interrupt programme programm	ed limits - i ned limits -	nterrupt no interrupt a	t asserted. sserted.	
Bit 0:	AIN0VINIF 0: Analog 1: Analog	RQ: Analog input AIN0/ input AIN0/	Input 0/V VIN is wit VIN is out	IN Limit In hin progra side progr	terrupt mmed limi ammed lin	ts - interrup nits - interro	ot not asserted. upt asserted.	



SFR Definition 7.10. ADC0LM1: ADC0 Analog Channel Limit Interrupt Flag Register 1



SFR Definition 7.11. ADC0H: ADC0 High Byte Data



SFR Definition 7.12. ADC0L: ADC0 Low Byte Data







SFR Definition 7.14. ADC0GTL: ADC0 High Limit Detector Low Byte



SFR Definition 7.15. ADC0LTH: ADC0 Low Limit Detector High Byte



SFR Definition 7.16. ADC0LTL: ADC0 Low Limit Detector Low Byte




SFR Definition 7.17. TS01CN: ADC0 Timeslot 0 and 1 Co	ontrol
---	--------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TS1_3	TS1_2	TS1_1	TS1_0	TS2_3	TS0_2	TS0_1	TS0_0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
						SFR Addr	ress (indirect):	: 0x00
Bits 7–4: T b Bits 3–0: T b	S1[3:0]: Tir e converted S0[3:0]: Tir e converted	neslot 1 ass d in timeslot neslot 0 ass d in timeslot	signment bi t 1. signment bi t 0.	ts: this bina ts: this bina	ry code spe ry code spe	ecifies the A	MUX input	channel to

SFR Definition 7.18. TS23CN: ADC0 Timeslot 2 and 3 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TS3_3	TS3_2	TS3_1	TS3_0	TS2_3	TS2_2	TS2_1	TS2_0	00000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	
						SFR Addr	ress (indirect)	: 0x01	
Bits 7–4: TS3[3:0]: Timeslot 3 assignment bits: this binary code specifies the AMUX input channel to be converted in timeslot 3.									
Bits 3–0:	TS2[3:0]: Tir be converted	neslot 2 as d in timeslo	signment bi t 2.	ts: this bina	ry code spe	ecifies the A	MUX inpu	t channel to	

SFR Definition 7.19. TS45CN: ADC0 Timeslot 4 and 5 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
TS5_3	TS5_2	TS5_1	TS5_0	TS4_3	TS4_2	TS4_1	TS4_0	00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bi t2	Bit 1	Bit 0	_		
						SFR Add	ress (indirect)): 0x02		
Bits 7–4:	TS5[3:0]: Tir	neslot 5 as	signment bi	ts: this bina	ry code spe	ecifies the A	MUX inpu	t channel to		
	be converte	d in timeslo	t 5.							
Bits 3–0:	be converted in timeslot 5. Bits 3–0: TS4[3:0]: Timeslot 4 assignment bits: this binary code specifies the AMUX input channel to be converted in timeslot 4.									



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TS7_3	TS7_2	TS7_1	TS7_0	TS6_3	TS6_2	TS6_1	TS6_0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
						SFR Addr	ess (indirect)	: 0x03
Bits 7–4:	TS7[3:0]: Tir	neslot 7 ass	signment bi	ts: this bina	ry code spe	cifies the A	MUX input	t channel to
	be converted	d in timeslot	t 7.					
Bits 3–0:	TS6[3:0]: Tir be converted	neslot 6 ass d in timeslot	signment bi t 6.	ts: this bina	ry code spe	cifies the A	MUX inpu	t channel to

SFR Definition 7.20. TS67CN: ADC0 Timeslot 6 and 7 Control

SFR Definition 7.21. VSENSEH: Power Supply Output Voltage High Byte Data



SFR Definition 7.22. VSENSEL: Power Supply Output Voltage Low Byte Data



SFR Definition 7.23. VSENSEGTH: V_{SENSE} High Limit Detector High Byte





SFR Definition 7.24. VSENSEGTL: V_{SENSE} High Limit Detector Low Byte



SFR Definition 7.25. VSENSELTH: V_{SENSE} Low Limit Detector High Byte



SFR Definition 7.26. VSENSELTL: V_{SENSE} Low Limit Detector Low Byte



SFR Definition 7.27. AIN0/VINH: AIN0/Power Supply Input Voltage High Byte Data







SFR Definition 7.29. AIN0/VINGTH: AIN0/VIN High Limit Detector High Byte



SFR Definition 7.30. AIN0/VINGTL: AIN0/VIN High Limit Detector Low Byte



SFR Definition 7.31. AIN0/VINLTH: AIN0/VIN Low Limit Detector High Byte





SFR Definition 7.32. AIN0/VINLTL: AIN0/VIN Low Limit Detector Low Byte



SFR Definition 7.33. AIN1H: ADC0 MUX Channel 1 High Byte Data



SFR Definition 7.34. AIN1L: ADC0 MUX Channel 1 Low Byte Data



SFR Definition 7.35. AIN1GTH: AIN1 High Limit Detector High Byte







SFR Definition 7.37. AIN1LTH: AIN1 Low Limit Detector High Byte



SFR Definition 7.38. AIN1LTL: AIN1 Low Limit Detector Low Byte



SFR Definition 7.39. AIN2H: ADC0 MUX Channel 2 High Byte Data







SFR Definition 7.41. AIN2GTH: AIN2 High Limit Detector High Byte



SFR Definition 7.42. AIN2GTL: AIN2 High Limit Detector Low Byte



SFR Definition 7.43. AIN2LTH: AIN2 Low Limit Detector High Byte







SFR Definition 7.45. AIN3H: ADC0 MUX Channel 3 High Byte Data



SFR Definition 7.46. AIN3L: ADC0 MUX Channel 3 Low Byte Data



SFR Definition 7.47. AIN3GTH: AIN3 High Limit Detector High Byte





SFR Definition 7.48. AIN3GTL: AIN3 High Limit Detector Low Byte



SFR Definition 7.49. AIN3LTH: AIN3 Low Limit Detector High Byte



SFR Definition 7.50. AIN3LTL: AIN3 Low Limit Detector Low Byte



SFR Definition 7.51. AIN4H: ADC0 MUX Channel 4 High Byte Data







SFR Definition 7.53. AIN4GTH: AIN4 High Limit Detector High Byte



SFR Definition 7.54. AIN4GTL: AIN4 High Limit Detector Low Byte



SFR Definition 7.55. AIN4LTH: AIN4 Low Limit Detector High Byte





SFR Definition 7.56. AIN4LTL: AIN4 Low Limit Detector Low Byte



SFR Definition 7.57. AIN5H: ADC0 MUX Channel 5 High Byte Data



SFR Definition 7.58. AIN5L: ADC0 MUX Channel 5 Low Byte Data



SFR Definition 7.59. AIN5GTH: AIN5 High Limit Detector High Byte







SFR Definition 7.61. AIN5LTH: AIN5 Low Limit Detector High Byte



SFR Definition 7.62. AIN5LTL: AIN5 Low Limit Detector Low Byte



SFR Definition 7.63. AIN6H: ADC0 MUX Channel 6 High Byte Data







SFR Definition 7.65. AIN6GTH: AIN6 High Limit Detector High Byte



SFR Definition 7.66. AIN6GTL: AIN6 High Limit Detector Low Byte



SFR Definition 7.67. AIN6LTH: AIN6 Low Limit Detector High Byte







SFR Definition 7.69. AIN7H: ADC0 MUX Channel 7 High Byte Data



SFR Definition 7.70. AIN7L: ADC0 MUX Channel 7 Low Byte Data



SFR Definition 7.71. AIN7GTH: AIN7 High Limit Detector High Byte





SFR Definition 7.72. AIN7GTL: AIN7 High Limit Detector Low Byte



SFR Definition 7.73. AIN7LTH: AIN7 Low Limit Detector High Byte



SFR Definition 7.74. AIN7LTL: AIN7 Low Limit Detector Low Byte



SFR Definition 7.75. TEMPH: Temp Sensor High Byte Data Register







SFR Definition 7.77. TEMPGTH: Temp Sensor High Limit Detector High Byte



SFR Definition 7.78. TEMPGTL: Temp Sensor High Limit Detector Low Byte



SFR Definition 7.79. TEMPLTH: Temp Sensor Low Limit Detector High Byte





SFR Definition 7.80. TEMPLTL: Temp Sensor Low Limit Detector Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
								00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
						SFR Addr	ess (indirect)	: 0x3F		
Bits 7–0: TEMPLTL[7:0]: Temp sensor low limit detector low byte data.										

SFR Definition 7.81. ADC0ASCN: ADC0 Auto Sequencing Control



Table 7.1. ADC0 (12-Bit ADC) Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy		•			
Resolution		—	12	—	bits
Integral Nonlinearity		—	—	±2	LSB
Differential Nonlinearity	Guaranteed Monotonic	—	—	±1	LSB
Offset Error		—	±3	—	LSB
Full Scale Error	Differential mode	—	3	_	LSB
Offset Temperature Coefficient		—	TBD	_	ppm/°C
Dynamic Performance (10 kHz s	ine-wave Single-ended input, () to 1 dE	below	Full Sca	ale, 200 ksps)
Signal-to-Noise Plus Distortion		—	64	_	dB
Total Harmonic Distortion	Up to the 5 th harmonic	—	83	_	dB



Table 7.1. ADC0 (12-Bit ADC) Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Spurious-Free Dynamic Range		_	-73	_	dB
Conversion Rate		1	•	L	
Conversion Time in SAR Clocks	Note 1	_	13	_	clocks
Track/Hold Acquisition Time	Note 2	1	—	_	μs
Throughput Rate		_	—	200	ksps
Analog Inputs		1	•		
Input Voltage Range		0	—	V_{REF}	V
Input Capacitance		_	TBD	_	pF
Temperature Sensor		1	•	L	
Linearity	Notes 3, 4	_	±TBD	_	°C
Gain	Notes 3, 4	-	TBD	_	μV/°C
Offset	Notes 3, 4 (Temp = 0 °C)	_	TBD	_	mV
Power Specifications		1	1	1	
Power Supply Current (V _{DD} supplied to ADC0)	Operating Mode, 200 ksps	_	780	TBD	μA
Burst Mode (Idle)		_	TBD	_	μA
Power-On Time		TBD	—	_	μs
Power Supply Rejection		_	TBD	—	mV/V
Notes:		1	•	1	

 An additional 2 F_{CLK} cycles are required to start and complete a conversion.
 Additional tracking time may be required depending on the output impedance connected to the ADC input. See Section "7.4.1. Settling Time Requirements" on page 63.

3. Represents one standard deviation from the mean.

4. Includes ADC offset, gain, and linearity variations.



8. ADC1 (10 MHz Loop ADC)

ADC1 is a differential input, 5 MHz or 10 MHz programmable analog-to-digital converter with programmable LSB size. It digitizes the difference between sensed output voltage VSENSE and the programmable voltage reference into a 6-bit signed value. The resolution of ADC1 can be programmed over an LSB range from 4 to 20 mV. The programmable LSB size allows the ADC resolution to be adjusted to prevent limit cycle oscillation. For more information, see Section ***8.1. Adjustable LSB Size** on page **92**. To minimize power during Lockout mode, ADC1 is disabled when power is initially applied and when reset. Once enabled, it continuously converts at a 10 MHz rate with the converted 2s complement result stored in the ADC1DAT register.



Figure 8.1. ADC1 Functional Block Diagram

ADC1 is enabled by setting ADCEN to '1'. Once enabled ADC1 converts continuously and asserts EOCIRQ at the end of each conversion. The resolution of ADC1 is programmed by RES[3:0] in ADC1CN. And the sampling frequency is selected by ADCSP bit in PLLCN (Section "SFR Definition 22.6. PLLCN: Phase-Locked Loop Control" on page 219).



8.1. Adjustable LSB Size

Limit cycle oscillation produces unwanted tones in the power supply output frequency spectrum. It is typically caused by the lack of an integration term in the compensator, and/or too coarse a DPWM resolution relative to that of the ADC. The Si8250/1/2 family offers two ways to address limit cycle oscillation:

- Adjust ADC1 LSB size: This action changes the voltage threshold between adjacent ADC output states. The ADC LSB size is adjusted to be larger than the DPWM LSB size. This allows the DPWM LSB to fit within the zero bin of the ADC, eliminating the possibility of limit cycle oscillation.
- **Controlled dither**: The DPWM effective resolution can be increased by dithering using the on-board pseudo-random noise source. See Section **"9. DSP Filter Engine**" on page **95** for more details.

8.2. PID Input MUX

The PIDINSEL bits in the PIDCN register control the address selection for the PID input MUX. This MUX provides the means for the system management processor to route one of four different inputs to the PID filter:

- Channel 0: The output of ADC1.
- Channel 1: The difference between VSENSE (as measured by ADC0) and REFDAC input data.
- Channel 2: Ground.
- Channel 3: The difference between VSENSE and the reference setting as calculated by the system management processor. This feature supports PFC applications where the system management processor performs phase angle control, and the 10 MHz hardware loop of the Si8250 provides boost regulator control.

The PID input MUX typically operates in Channel 0 mode during steady-state operation. When the PID input MUX is set to address 0, ADC1 is selected and ADC1DAT acts as a read-only register. Channel 1 is selected during soft-start because the 12-bit resolution provided by ADC0 results in small step sizes during the soft-start ramp. MUX Channel 2 mode is provided to facilitate system debug. MUX Channel 3 mode the ADC1DAT register acts as a read/write register, providing the means for the system management processor calculate and write the difference term directly into the control loop to support low control bandwidth applications such as power factor correction. In this mode, ADC1DAT becomes a read/write register.

8.3. Transient Detector

Due to the high dc gain provided by the PID filter integrator term, the output of ADC1 typically deviates by ±1 LSB during normal system operation. A sudden voltage transient will force ADC1 output beyond this range due to the relatively slower response of the filter. The Transient Detector monitors the output of ADC1 and asserts a TRIIRQ interrupt when the output of ADC1 exceeds a user-specified range. The Transient Detector is enabled when the TRDETEN bit in the TRDETCN register is set to 1. The TRIIRQ interrupt is asserted when the absolute value of ADC1 output exceeds the limits programmed by TRAN[4:0] in the TRDETCN register. The typical response to a transient detector interrupt is an increase to the loop gain as outlined in Section **"9. DSP Filter Engine"** on page **95**.



SFR Definition 8.1. ADC1CN: ADC1 Control

R/W	R	_	_	R/W	R/W	R/W	R/W	Reset Value
ADC1EN	V EOC1IRQ	reserved		RES3	RES2	RES1	RES0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
							SFR Address	: 0xFE
Bit 7:	ADC1EN: Al 0: ADC1 disa 1: ADC1 ena	DC1 Enable abled. abled.	e Bit					
Bit 6	EOC1IRQ: A 0: ADC1 has 1: ADC1 has	ADC1 End- s not compl s completed	of-Conversi eted a data l a data cor	on Interrupt conversior version.	: Bit i since the l	ast time EC	DC1IRQ wa	as cleared.
Bit 5	Reserved, m	nust be mai	ntained '0'.					
Bit 4	Unused.							
Bits 3-0:	RES[3:0]: Al 0000: Resist 0001: Reser 0010: 4 mV 0011: 6 mV 0100: 8 mV 0101: 10 mV 0110: 12 mV 0111: 14 mV 1000: 16 mV 1001: 18 mV 1010: 20 mV 1011–1111: I	DC1 Resolu tor ladder d (default) / / / / / Reserved	ution Contro isable	ol Bits (LSB	size)			

SFR Definition 8.2. ADC1DAT: ADC1 Data





SFR Definition 8.3. TRDETCN: ADC1 Transient Detector Control

								Depat Value			
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	Reset value			
TRDETE	N TRIIRQ	—	TRAN4 TRAN3 TRAN2 TRAN		TRAN1	TRAN0	00011111				
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bi									
							SFR Address	: 0x3D			
Bit 7:	 it 7: TRDETEN: PID Input Transient Detector Enable Bit 0: Transient detector disabled. 1: Transient detector enabled. 										
Bit 6:	TRIIRQ: Trai 0: No transie 1: Transient	nsient Dete ent detectec detected.	ctor Interru I.	pt Flag							
Bit 5:	Not used.										
Bits 4–0:	TRAN[4:0]: T These bits so sient interrup all positive A	Fransient M et the magr ot (TRIIRQ) DC1 outpu	agnitude Do nitude of the . For examp t values at o	etector Thre change on ble, if TRAN or greater th	eshold the output [4:0] = 0011 an 000110b	of ADC1 th 10b, TRIIR(o or less tha	at will trigg Q will be as an 111010b	er a tran- serted for o.			

Table 8.1. ADC1 Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Compling Frequency	ADCSP = 0	-	10	—	Mene
	ADCSP = 1	-	5	—	- Misps
Resolution		-	—	6	Bits
LSB Size		4		20	mV
Differential Input Voltage Range	See Note	-32		31	LSB
Common-mode input voltage range		0.8	—	1.3	V
Integral Nonlinearity		-2	—	2	LSB
Differential Nonlinearity		-1		1	LSB
Gain Error		—	5	—	%
Offset Error		—	3	—	mV
Input Bias Current		—	TBD	—	μA
Standby Mode Supply Current	disabled	—		0.1	μA
Operating Mode Supply Current		—		3	mA
Note: LSB size (mV) is programmable us	sing the RES[3:0] bits	in the ADC1C	N register.		



9. DSP Filter Engine

The output of the ADC is applied to the input of the DSP filter engine, which provides phase compensation necessary to stabilize the control loop. The CPU can adjust filter coefficients to tune control response as system load conditions vary. The DSP filter engine consists of two stages: a first stage proportional-integral-derivative (PID) filter and a selectable second stage low-pass (LPF) or sinc filter (SINC). The composite filter (PID and LPF) provides up to three poles and three zeros, while the composite filter (PID and SINC) provides one pole and multiple zeros. Figure 9.1 is a block diagram of the DSP filter engine and Table 9.1 shows the ranges of coefficients.



Figure 9.1. DSP Filter Engine Block Diagram

9.1. PID Filter

The PID filter output is the sum of a proportional gain term P, integration gain term I, and derivative gain term D derived from the error signal of control-loop ADC. Each transfer function for each component is determined by its coefficient, as summarized in Table 9.1.

The gain of P is set by the kP coefficient in PIDKPCN register. The range of kP is 0000000b to 00111111b and provides a gain adjustment range of 0 (i.e., P component disabled) to 3.9375. This term applies a proportional gain to the error d(n). As the gain term is increased, the power supply responds faster to changes in d(n), but decreases system damping and stability. Step response overshoot and ringing could be caused by too large a value of the gain term.

The integral gain of I is set by the kI coefficient in the PIDKICN register. The range of kI is 0000000b to 0111111b and provides an integrator gain adjustment range of 0 to 0.248047. Unlike proportional gain (which reduces instantaneous error), integral gain reduces steady state error to zero. The integrator has infinite dc gain, and consequently adjusts the mean supply output voltage to drive its input to zero. The



amount of time power supply takes to reach its steady state is inversely proportional to the integral gain kl. Instability and oscillation can also be caused by too large value of the integral term. Too small of an integral gain can result in limit cycle oscillation. Should the integrator input not achieve a zero value, integration will continue until the integrator output saturated at maximum or minimum (integrator wind out). Wind out adversely affects control loop response because the integrator requires additional recovery time to return to its normal operating range as the loop attempts recovery. One cause of wind-out is cycle-by-cycle current limiting (i.e., PWM duty cycle truncated by the peak current comparator prior to the output voltage achieving its nominal value). The Si8250/1/2 devices have anti-wind out circuitry that inhibits integrator updates during current limiting, thereby holding integrator output constant. However should integrator wind out occur, the integrator can be reset to zero by setting the integrator clear bit in the PIDKICN register. Please see Section "9.8. Integrator Anti-Wind Out" on page 100 on Integrator anti-wind out for details.

The derivative gain of D is set by the kD coefficient in the PIDKDCN register. The range of kD is 00000000b to 0011111b and provides a derivative gain adjustment range of 0 to 63. The derivative term can improve stability, reduce step-response overshoot (damping) and reduce step-response time. The derivative term is proportional to the rate of change of the error signal d(n) and therefore improves controller reaction time by predicting changes in the error. Following an output disturbance, the supply output will return to its nominal value faster as kD is increased, however output overshoot can be caused by too much damping from the derivative term.

The P, I, and D terms are summed as follows:

$$kP + (kI)\left(\frac{1}{1-Z^{-1}}\right) + kD(1-Z^{-1}) = \frac{(kP + kI + kD) - (kP + 2kD)Z^{-1} + kDZ^{-2}}{1-Z^{-1}}$$

Equation 9.1. PID Transfer Function

The transfer function provides one pole and two zeros. The output of PID filter is passed to one of two second stage filters (high-speed low-pass filter or decimation SINC filter).

In summary, increasing kP decreases stability, improves response time, and decreases steady-state error. Increasing kI decreases stability, improves response time, but worsens settling time. Increasing kD decreases step-response overshoot and response time. The user should utilize the Compensator tool in the Application Builder tool suite to build an initial design then apply the guidelines above to "fine tune" the power supply performance.

Open and closed-loop PID response is illustrated in Figure 9.2. The open-loop case is shown on the left side of the figure, where the loop is opened and disturbance voltage V (which is slightly less than REF) is introduced. When this happens, the following actions take place:

- 1. The P output is immediately driven to a level determined by kP and magnitude of (VREF V).
- The I output integrates at a rate determined by the value of kI and the magnitude of (V – VREF)
- 3. The D output goes positive by an amount determined by the value of kD and the PID input rate-of-change.

The composite PID output sums these three actions as shown in the bottom trace. Note the P and D terms provide immediate response, while the I term provides longer-term corrective loop action.



Coofficient	SED	Data	Register Format								Range
Coefficient	JEN	Format	D7	D6	D5	D4	D3	D2	D1	D0	(Base 10)
kP	PIDKPCN	XX.XXXX			х	х	х	х	х	х	0 to 3.9375
kl	PIDKICN	.00xxxxxxx	Clear	х	х	х	х	х	х	х	0 to 0.248047
kD	PIDKDCN	XXXXXX.			х	х	х	х	х	х	0 to 63
A0	PIDA0CN	.xxxxxxxx	х	х	х	х	х	х	х	х	0 to 0.996094
A1	PIDA1CN	Sx.xxxxxx	S	х	х	х	х	х	х	х	-2 to 1.984375
A2	PIDA2CN	.xxxxxxx		х	х	х	х	х	х	х	0 to 0.9921875
A3	PIDA3CN	.xxxxxxx		х	х	х	х	х	х	х	0 to 0.9921875
DEC	PIDDECCN	XXXXXXXX	х	х	х	х	х	х	х	х	1 to 256

Table 9.1. DSP Filter Engine Coefficients



Figure 9.2. PID Output Sums

In the closed-loop case shown on the right in Figure 9.2, an output disturbance is introduced when the load is suddenly connected to the supply output, causing an increase in output current and decrease in output voltage. The P and D outputs again react immediately to correct the error. By comparison, the I output moves slower, but provides precise control to return VOUT to its nominal value.



9.2. High-Speed Low-Pass Filter (Option 1)

The second-stage high-speed filter has a sampling frequency of 5 MHz or 10 MHz. It is a two-pole filter with pole coefficients of A1 in PIDA1CN register and A2 in PIDA2CN register plus a gain term with coefficient of A3 in PIDA3CN register (the transfer function is shown in Equation 9.2). The range of A1 is 10000000b to 01111111b (in 2s complement) and provides a pole adjustment range of –2 to 1.984375. The range of A2 is 0000000b to 01111111b and provides a gain adjustment range of 0 to 0.9921875. The range of A3 is 0000000b to 01111111b and provides a gain adjustment range of 0 to 0.9921875. The range of A3 is 0000000b to 01111111b and provides a gain adjustment range of 0 to 0.9921875. This filter's high sampling rate updates u(n) multiple times in a given switching cycle for fast transient response. Coefficients A1 and A2 control the cutoff frequency of the two poles. The frequency of the first zero is located at one-half of sampling rate. Gain term A3 adjusts the dc gain of the low-pass filter. This coefficient can be used by the transient interrupt routine to temporarily boost loop gain for faster recovery. The compensator tool should be used to place the actual poles locations.

 $\frac{A3(1+Z^{-1})}{1+A1Z^{-1}+A2Z^{-2}}$

Equation 9.2. Transfer Function of Low-Pass Filter

9.3. SINC Decimation Low-Pass Filter (Option 2)

The SINC filter has an input sampling frequency of 10 MHz and an programmable output frequency ranging from 39 KHz to 10 MHz (because of its down-sampling action, this filter is also known as the "decimation filter"). The SINC filter is an all zeros filter plus gain term. The gain term A0 has a coefficient range of 0 to 0.996094. The zeros are evenly distributed along the sampling frequency and defined by the decimation ratio, DEC, which provides an adjustable range of 1 to 256 in the PIDDECCN register. It has DEC/2 spectral zeros if DEC is even, or DEC/2 – 1 if DEC is odd. The decimation ratio is defined as the filter input frequency divided by the filter output frequency (i.e., fin/fout). The resulting output of SINC filter is an averaged value of PID controller output when coefficient DEC is equal to the ratio of 10 MHz/PWM switching frequency. Control variable u(n) is applied to the DPWM only at the start of every switching cycle and maintains a constant value until the start of the next switching cycle. Zeros should be located at the switching frequency and its harmonics. While this filter does not provide fast response to transient conditions, it offers reduced switching noise in the control loop and minimum PWM edge jitter for quieter system operation. (When using the SINC filter, transient response can still be enhanced using the transient detector interrupt and adjusting gain term A0.) Therefore, decimation ratio allows filter throughput (system response time) to be traded for noise attenuation.

$$\frac{A0(1-Z^{-DEC})}{1-Z^{-1}} = A0(1+Z^{-1}+Z^{-2}+\ldots+Z^{DEC+1})$$

Equation 9.3. Transfer Function of SINC Decimation Filter



9.4. Dither

Dithering provides a means to increase DPWM resolution to avoid limit cycle oscillation. The Si8250 contains a digital pseudo-random noise generator with six amplitude options programmed by the DITHER[2:0] bits in the PIDCN register. Output of this noise source is injected into the control loop just after the PID and before the low-pass and SINC filters. With the added noise it is possible to increase the theoretical DPWM resolution.



Figure 9.3. Dither Control

9.5. Output Filter Select MUX

The user's choice of the two-pole low-pass or decimation SINC filter will depend on the application. At its fastest setting the two-pole low-pass filter provides faster transient response than the SINC filter. However, the SINC filter provides a 'quieter' modulation.

9.6. Placing Poles and Zeros

Software supplied with the Si8250/1/2DK simplifies design by automatically populating coefficient values into the appropriate registers. The user provides specifications for converter's input and output voltages, pole and zero location of compensator, and external loading. The filter design tool will display compensator, converter and open-loop frequency responses, along with load and line regulation.

9.7. Compensation Design Strategy

The Si8250/1/2 DSP filter engine can implement traditional compensation schemes (Type 1, 2 3) or other functions to a maximum of 3-poles and 3-zeros. The principles of digital compensation are similar to those of analog compensation, so traditional analog design techniques are applicable. The maximum closed-loop gain crossover frequency should be less than the minimum switching frequency of the power supply. For example, a traditional Type 3 compensator may be implemented by placing two compensating zeros around output filter corner frequency, a high-frequency pole to compensate for the induced zero caused by capacitor ESR, and another pole at a very high frequency to guarantee sufficient gain and phase margins. These parameters can be written into the Compensator tool contained in the development kit software suite. Once specified, the compensator tool calculates all filter coefficients and allows user to review gain response, loop bandwidth and phase margin, and make fine adjustments.



9.8. Integrator Anti-Wind Out

When enabled, the integrator anti-wind out circuit automatically inhibits integrator updates during current limit cycles. As shown in Figure 9.4, the integrator updates are blocked during current limit cycles (ICY-CIRQ = 1) when the integrator hold enable bit (INTHLDEN) bit is set to 1. While blocked, the integrator holds it last updated value. Normal integrator action resumes when ICYCIRQ interrupts cease at the end-of-switching interrupt (EOFIRQ).

9.9. Integrator Clear

When the CLEAR bit in PIDKICN is set to 1, the content of integrator is reset to zero. The reset can be useful after the power supply is shut down due to overcurrent protection fault (OCP) and other conditions that may cause a residual integrator output. In most cases, reset is not needed because the integrator will gradually integrate to zero when REFDAC is set to zero.



Figure 9.4. Integrator Anti-Windout



SFR Definition 9.1. PIDKPCN: PID Filter Proportional Coefficient



SFR Definition 9.2. PIDKICN: PID Filter Integration Coefficient



SFR Definition 9.3. PIDKDCN: PID Filter Differentiation Coefficient



SFR Definition 9.4. PIDA1CN: PID Low-Pass Filter Pole 1 Coefficient





SFR Definition 9.5. PIDA2CN: PID Low-Pass Filter Pole 2 Coefficient



SFR Definition 9.6. PIDA3CN: PID Low-Pass Filter Gain



SFR Definition 9.7. PIDA0CN: PID SINC Filter Gain



SFR Definition 9.8. PIDDECCN: SINC Filter Decimation Ratio Control





SFR Definition 9.9. PIDCN: PID Filter Control

	DAA	DAA	D 444	DAA	DAA	DAA			
	FILTERSEL	PIDINPUTT	PIDINPUTU	DITHERZ	DITHERT	DITHERU	PIDUN8		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
						S	FR Address	: 0xCE	
Bit 7:	INTHLDEN:	Integrator F	Iold Enable						
	0: Integrator	r uncondition	ally respond	s to input cl	hanges.				
	1: Integrator	r output valu	e holds wher	an ICYCIF	RQ occurs.				
Bit 6:	FILTERSEL	: Filter Seled	ct Bit						
	0: Second c	order low-pas	ss filter selec	ted.					
	1: SINC filter selected.								
Bits 5–4:	PIDINPUT[1:0]: PID Filte	er Input Sele	ct Bits					
	00: PID filte	r input = AD	C1 conversio	n output.					
	01: PID filte	r input = (Vp	EEDAC - VSE	NSE).					
	10 [.] PID filte	r input = aro	und	NOL/					
	11: PID filte	r input = AD(C1 data regis	ter					
). Dither Are	elitude Cent						
Bits 3–1	1: DITHER[2:0]: Dither Amplitude Control								
	000: Dither disable								
		- <u>–</u> D							
	010:	<u>_</u>							
	011:L)							
	100:D								
	110: D								
	III. Reserv	eu							
Bit 0:	PIDUN8: PI	D Output bit	8						

SFR Definition 9.10. PIDUN: PID Output (u(n)) LSB

R	R	R	R	R	R	R	R	Reset Value	
PIDUN7	PIDUN6	PIDUN5	PIDUN4	PIDUN3	PIDUN2	PIDUN1	PIDUN0	0000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SFR Address: 0xCF									
Bits 7–0: PIDUN[7:0]: PID compensator (PIDUN8 resides at bit 0 of PIDCN)									



Table 9.2. DSP Filter Engine Electrical SpecificationsTA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units	
Resolution [*]		—	—	9	Bits	
Dithering		—	_	6	Bits	
Standby Mode Supply Current	disabled	—	TBD	TBD	μA	
Operating Mode Supply Current	F _{CLK} = 5 MHz	—	TBD	TBD	mΑ	
Operating mode Supply Current	F _{CLK} = 10 MHz	—	TBD	TBD		
*Note: Internal word length = 22 bits.						



10. Peak Current Limit Detector

The output of the user's inductor or transformer current-sensing circuit connects to the IPK input pin of the Si8250/1/2. The peak current limit detector provides cycle-by-cycle current limiting by automatically truncating the on-going portion of the PWM switching phase when peak current exceeds a preset threshold value. This event is defined as a current cycle interrupt (ICYCIRQ).

Leading edge blanking prevents false current limit triggers that may occur at the start of each switching cycle. The programmable phase selector circuit specifies the output switching edge(s) that trigger the leading edge blanking circuit (bits LEBPHn in LEBCN). When triggered, the leading edge blanker inhibits the peak current comparator input for up to 16 cycles of the DPWM clock source (bits LEB[1:0] in the LEBCN SFR). For example, when the DPWM clock is 200 MHz a blanking time of up to 80 ns is possible. The resulting current waveform is applied to a threshold detector, which consists of a high-speed comparator and 4-bit DAC threshold reference generator. A current limit interrupt (ICYCIRQ) is generated when the amplitude of the peak current waveform exceeds the programmed threshold value.

A system overcurrent protection fault (OCPIRQ) is automatically generated by dedicated counting logic. This circuit consists of a 7-bit counter/digital comparator combination that asserts an OCPIRQ when the number of consecutive ICYCIRQ events equals the programmed limit of the OCP[6:0] bits in OCPCN.



Figure 10.1. Peak Current Limit Detector Block Diagram



10.1. Leading Edge Blanker

The leading-edge blanking circuit inhibits the peak current threshold detector for a fixed time period (tBLANK) determined by the settings in LEBCN. Blanking is triggered on the rising edge of the PHn outputs specified by bits LEBPH1–LEBPH6 in LEBCN. Any combination of PHn outputs may be designated as triggers by setting the corresponding LEBPH1-LEBPHn bit to 1. The blanking time is programmed by LEBTM0, LEBTM1 in LEBCN. (See Section **"SFR Definition 10.2. LEBCN: Leading-Edge Blanking Control**" on page **109** for programming details.) As shown in Figure 10.2, the peak current detector input is shut-off for tBLANK when triggered by the states of LEBPH1–LEBPH6.



Figure 10.2. Leading Edge Blanker Operation

10.2. Peak Current Threshold Detector

The peak current detector consists of a 12 ns comparator with programmable hysteresis and a 4-bit DAC to set the threshold. Detector hysteresis is programmable from 0 mV to 20 mV in 5 mV steps. The peak current detector threshold is programmable from 50 to 800 mV in 50 mV increments.



10.3. Overcurrent Count and Compare

The overcurrent count and compare logic consists of 7-bit counting hardware and a digital comparator that compares the number of consecutive current limit cycles (ICYCIRQ) to a user-programmed maximum; an OCP interrupt is issued when the programmed count limit is reached. The count limit is programmed in overcurrent protection control SFR (OCPCN). In addition, the current number of consecutive current limit cycles can be read by the system management processor at any time in the Cycle Status SFR (ICYCST).

The ICYCIRQ cycle counter is reset to zero by hardware when a normal (non current-limit) cycle occurs. For example, OCP[6:0] = 0001111b will result in an OCPIRQ being asserted on the 16th consecutive ICY-CIRQ event. If a switching cycle is completed through the voltage feedback path (i.e., a normal, "non-current limit" cycle), the OCP count is immediately reset to zero. There must be 16 current limit cycles in a row for an OCPIRQ to be asserted in this example. If the OCP count reaches the user programmed limit, the OCP count is reset and the DPWM bypass is initiated if enabled. For more information see Section "11.6. DPWM Bypass" on page 120.

An graphical example of OCP detector action is shown in Figure 10.3. In this example, there are two phases per switching cycle. The OCP detector is programmed to assert the OCPIRQ when six consecutive current limit events occur. As shown, the peak current detector asserts ICYCIRQ each time peak current exceeds the threshold. At first, there are three consecutive ICYCIRQs, followed by a non-current limit cycle (i.e., normal loop action), which causes the ICYCIRQ count to be cleared at the end of the normal cycle. The accumulation of ICYCIRQ events resumes when peak current is again above the detector threshold setting, and OCPIRQ is asserted at the completion of the sixth ICYCIRQ. The EOF interrupt is asserted by hardware at the end of each switching cycle and is shown her for reference only.



Note: The OCP hardware shutdown may be disabled by setting HWBP in the DPWMCN to 0.

Figure 10.3. Hardware OCP Circuit Action



SFR Definition 10).1. IPKCN: Peak	Current Com	parator Control
-------------------	------------------	--------------------	-----------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
IPKEN	ICYCIRQ	VT3	VT2	VT1	VT0	HYST1	HYST0	00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-		
							SFR Address	:: 0xA0		
Bit 7:	IPKEN: Peak Current Comparator Enable Bit 0: Peak current comparator disabled 1: Peak current comparator enabled									
Bit 6:	ICYCIRQ: Po 0: Normal op 1: Current lir	ICYCIRQ: Peak Current Comparator Interrupt Output 0: Normal operation—no cycle current limit in progress 1: Current limit cycle in progress								
Bits 5–2:	VT[3:0]: Pea 0000: 50 mV 0001: 100 m 0010: 150 m 0011: 200 m 0100: 250 m 0101: 300 m 0110: 350 m 0111: 400 m 1000: 450 m 1001: 550 m 1011: 600 m 1100: 650 m 1101: 700 m 1110: 750 m	k Current C V V V (default) V V V V V V V V V	Comparator	Voltage Th	reshold Co	ntrol				
Bits 1–0:	HYST[1:0]: F 00: 0 mV 01: 5 mV 10: 10 mV 11: 20 mV	Peak Comp	arator Hyst	eresis Cont	rol Bits					


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
LEBTM'	LEBTM0	LEBPH6	LEBPH5	LEBPH4	LEBPH3	LEBPH2	LEBPH1	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
							SFR Address	: 0xD6
Bits 7–6: Bits 5–0:	LEBTM[1:0]: 00: 0 cycles 01: 4 cycles 10: 8 cycles 11: 16 cycles LEBPHn: Le 0: The leadin 1: The leadin bits.	E Leading-E of the DPW of the DPW of the DPW s of the DPW sading-Edge ng edge of p ng edge of p	dge Blankir /M clock (i.e /M clock (i.e /M clock (i.e /M clock (i Blanking F phase n is p phase n is b	ng Period e., 0 ns blar e., 20 ns bla e., 40 ns bla .e., 80 ns b Phase Selec passed thro planked for t	nking time) anking time anking time lanking time tanking time ct ugh with no the time per	at 200 MHz at 200 MHz at 200 MH at 200 MH leading-ed riod specifie	z) z) Iz) ge blanking ed by the Li	g added. EBTM[1:0]

SFR Definition 10.2. LEBCN: Leading-Edge Blanking Control

SFR Definition 10.3. ICYCST: Cycle-by-Cycle Peak Current Limit Status

R	R	R	R	R	R	R	R	Reset Value			
reserved	ICYCCNT6	ICYCCNT5	ICYCCNT4	ICYCCNT3	ICYCCNT2	ICYCCNT1	ICYCCNT0	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-			
							SFR Address:	0xD2			
Bit 7: Bits 6–0:	Bit 7:Reserved; must be maintained '0'.Bits 6–0:ICYCCNT[6:0]: Overcurrent Protection Counter Data Bits 6–0.										

SFR Definition 10.4. OCPCN: Overcurrent Protection Control

R OCPIRQ	R/W OCP6	R/W OCP5	R/W OCP4	R/W OCP3	R/W OCP2	R/W OCP1	R/W OCP0	Reset Value 01111111			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 SFR Address	: 0xD7			
Bit 7:	OCPIRQ: Overcurrent Protection Counter Interrupt Flag 0: Normal system operation—no OCP fault. 1: Overcurrent protection counter at count limit—OCP active.										
Bits 6–0:	 OCP[6:0]: Overcurrent Protection Counter Limit Bits These determine the number of consecutive ICYCIRQ events required to assert an overcur- rent protection fault interrupt (OCPIRQ). That is, OCPIRQ is asserted when (OCP[6:0]) = (ICYCCNT[6:0]). 										



Table 10.1. Peak Current Limit Detector Electrical Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units				
IPK Input to DPWM Output Latency	10 mV Overdrive	_	45	—	ns				
	VT[3:0] = 0000	35	50	65					
	VT[3:0] = 0001	85	100	115					
	VT[3:0] = 0010	135	150	165					
	VT[3:0] = 0011	185	200	215					
	VT[3:0] = 0100	235	250	265					
	VT[3:0] = 0101	285	300	315					
	VT[3:0] = 0110	335	350	365					
	VT[3:0] = 0111	485	400	415					
Inreshold Detector Voltage	VT[3:0] = 1000	435	450	465	mv				
	VT[3:0] = 1001	485	500	515					
	VT[3:0] = 1010	535	550	565					
	VT[3:0] = 1011	585	600	615	-				
	VT[3:0] = 1100	635	650	665					
	VT[3:0] = 1101	685	700	715					
	VT[3:0] = 1110	735	750	765					
	VT[3:0] = 1111	785	800	815					
	HYST[1:0] = 00		0						
l hasta an alta	HYST[1:0] = 01		5						
Hysteresis	HYST[1:0] = 10		10		mv				
	HYST[1:0] = 11		20		-				
	LEB[1:0] = 00, f _{PLL} = 200 MHz		0						
	LEB[1:0] = 01, f _{PLL} = 200 MHz		20						
Bianking Time	LEB[1:0] = 10, f _{PLL} = 200 MHz		40		- 115				
	LEB[1:0] = 11, f _{PLL} = 200 MHz		80	—	-				
Input Capacitance			TBD	—	pF				
Input Bias Current			-	0.1	μA				
Shutdown Supply Current	Enable bit = 0		—	0.1	μA				
Active Supply Current	IIN = (Vt + 100 mVpp), 1.5 MHz sq. wave		100	_	μA				



11. Digital PWM (DPWM)

The digital pulse width modulation (DPWM) module is an advanced segment of digital hardware that provides diverse gate control options necessary to drive many switch-mode power supply configurations. The module can generate up to six signals (phases) accommodating pulse width and phase modulation schemes that can be modulated by hardware (output from the DSP filter engine) as well as by firmware (writing a register). Phase-to-phase timing can be fully programmed to prevent typical system problems such as shoot-through. In addition, the DPWM may be clocked at 200 MHz, 50 MHz, or 25 MHz from the internal oscillator (or external clock), thus achieving signal resolutions as low as 5 ns (undithered). With this resolution and 9-bit cycle length control the DPWM can easily achieve typical power supply switching frequencies beyond 1 MHz. A block diagram of the DPWM appears in Figure 11.1.



Figure 11.1. DPWM Functional Block Diagram

As shown, the compensated duty cycle modulation variable u(n) is applied to the input of the DPWM through the DPWM input MUX. This MUX selects the DSP filter engine output or system management processor as the DPWM modulation source. The MUX output is connected to a pair of programmable symmetry lock circuits that can be used to latch the value of u(n) at a specified time, thereby maintaining it constant for the remainder of the switching cycle. The output from each symmetry lock circuit is connected to a pair of trim and limit circuits that allow the system management processor to bias and limit the value of u(n). This results in up to four individual u(n) functions, each of which can differ in their offset and min/max limits. For more information see Section "11.4. Trim and Limit Subsystem" on page 114.

The Timing Generator creates the desired phases to drive the power circuit. The timing generator must be initialized by firmware, and it can be initialized to produce up to six phases. Once initialized, it is modulated by up to four u(n) functions. Flexible multiplexing circuitry allows any PHn output to be modulated by any of the four u(n) functions. For more information see Section "11.5. DPWM Timing Generator" on page 115.



Timing Bypass logic provides safe stop states for all PHn outputs. Bypass can be programmed to occur automatically during OCP or when the ENABLE input is forced to its off state. Bypass can also be initiated by the system management processor in firmware. Each of these three bypass conditions have an associated programmable stop pattern. For more information see Section "11.6. DPWM Bypass" on page 120.

11.1. Writing to the DPWM SFRs

There are many registers used to setup and control the DPWM module; most of these registers are accessed in indirect SFR space. A DPWM SFR is accessed by writing the SFR address to DPWMADDR, then reading or writing the data in DPWMDATA. Bit 2 of DPWMCNTL is the address Auto-Increment bit; when set to 1, this bit causes DPWMADDR to increment automatically on each access of DPWMDATA for fast sequential SFR accesses.

11.2. DPWM Input MUX

The DPWM input MUX selects hardware or system management processor modulation. (Refer to Figure 11.2.) The DPWM input MUX is controlled by the DPWMINPUT bit in the DPWMCNTL register. When channel 1 of the DPWM input MUX is selected, the last u(n) update written to the PIDUN register is latched, and further updates from the filter are inhibited. While in this state the system management processor can directly modulate the DPWM by writing to PIDUN[8:0]. Hardware modulation resumes when the MUX is again set to channel 0.



Figure 11.2. DPWM Input MUX



11.3. Symmetry Lock

Duty cycle variable u(n) is updated at a maximum rate of 10 MHz. As such, the value of u(n) can typically change many times within a given switching cycle. This may be problematic for circuits requiring symmetrical modulation timing (e.g., driving complementary switching pairs). To satisfy these requirements, the Symmetry Lock circuit latches the value of u(n) at a specific time of the switching cycle, guaranteeing equal pulse widths. Symmetry Lock latch timing is firmware programmable.

The block diagram for the Symmetry Lock circuit is shown in Figure 11.3. When enabled, the two Symmetry Lock latches store the value of u(n) once per switching cycle at a time specified by DPWMULOCK. The two latched u(n) values are paired with two trim and limit functions, resulting in four unique u(n) functions that can be mapped to any PHn output in any combination using the PHn_CNTL0 registers in the Timing Generator (please see "11.5.3. Programming Timing Patterns" on page 116).



Figure 11.3. Symmetry Lock Architecture



11.4. Trim and Limit Subsystem

The Trim and Limit subsystem enables the system management processor to set minimum and maximum limits and/or bias each u(n). As shown in Figure 11.4, each of the two u(n) outputs from the Symmetry Lock circuit are applied to a pair of two's complement adders, providing the means to apply a positive or negative bias to each u(n) value by writing the offset value to the trim-and-limit correction data register (DPW-MTLCDn). The min/max range of each adder output is determined by the limiter settings in the associated low limit register (DPWMTLLTn) and high limit register (DPWMTLGTn).



Figure 11.4. Trim and Limit Programming Model



11.5. DPWM Timing Generator

The DPWM timing generator provides up to six highly flexible PWM or phase-shift modulated timing phases referred to as PH1 through PH6. Positive, negative, or system management processor-controlled dead times can be implemented. As shown in Figure 11.5, each PHn output has its own pattern generator that can be programmed to select any one of the four compensated control variables, u0(n) through u3(n), as its modulation source. This mapping provides complete flexibility allowing any PHn output to be modulated by any u(n) source. It also allows Symmetry Lock to be applied to any combination of PHn outputs.



Figure 11.5. DPWM Timing Generator Block Diagram

11.5.1. Initializing the Module

The DPWM module should be initialized prior to being enabled to minimize the chance of generating undesired modulation. First, the desired switching period, timing patterns, bypass control, limits, and offsets should be set to the desired startup conditions. Then the module should be enabled by setting the DPWM_EN bit in the DPWMCNTL SFR.



11.5.2. Setting the Switching Period

The switching cycle period is controlled by the SW_CYC[8:0] bits where the switching frequency is equal to the clock into the DPWM divided by SW_CYC[8:0] plus one as shown in the following equation:

$$F_{switch} = \frac{F_{DPWM}}{\text{SW}_{CYC}[8:0] + 1}$$

With the internal oscillator being the typical clock source, the DPWM module can be clocked by one of three clock options from the PLL; refer to the DPWMSP bits in the PLLCN special function register. Thus the minimum switching frequency from the module is slightly less than 50 kHz with DPWMSP[1:0] set to '10' (about 25 MHz into the DPWM module); likewise, the minimum switching frequency from the module is slightly less than 400 kHz with DPWMSP[1:0] set to '00' (about 200 MHz into the DPWM module).

The switching frequency is not the only characteristic affected by the SW_CYC[8:0] setting. With 9 bits of control there is a maximum possible of 512 ticks per switching cycle allowed for phase formation. Each phase (set by PHn_CNTL0, PHn_CNTL1, PHnCNTL2, and PHn_CNTL3) can be no longer than SW_CYC[8:0] + 1 ticks. Thus it is also important to note that you get a full 9 bits of modulation control when the SW_CYC[8:0] is at its maximum; however, the dynamic range is decreased as the switching period is decreased, SW_CYC[8:0] + 1 < 512.

11.5.3. Programming Timing Patterns

Programming the timing patterns is the most complex setup required for this module primarily because the module is highly configurable for almost any power control application. Fortunately, there is a graphical tool available to ease timing pattern setup, the Waveform Builder. The Waveform Builder included in the Si8250DK automatically generates all DPWM register initialization values based on the user's waveform drawings. The designer only needs to draw the waveforms in the Waveform Builder's unique and easy-to-use graphical environment, and the tool will generate the setup data.

If the use of the Waveform Builder is not desired, the module can still be setup manually. The timing of each phase (PH1, PH2,... PH6) is controlled by the programmed settings in its control registers PHn_CNTL0 through PHn_CNTL3. Each timing phase is allowed to have a maximum of two transitions per switching cycle. The programming model for a single PHn output is shown in Figure 11.6.

Essentially there is no single setup procedure for timing patterns because the setup for each application is unique; however, there are just three general steps that should be followed to successfully setup a valid timing pattern:

- Step 1. Determine the desired switching period. This information will set the maximum ticks per cycle. Generally speaking more ticks means more dynamic range, thus best effort should be made to maximize this.
- Step 2. Draw a single cycle of all the phases needed for the design. There should only be at most two transitions per phase and at most six total phases.
- Step 3. Determine all the edge dependencies, which usually constitutes determining what portions of each phase is modulated and not modulated.

Once these three steps are completed the timing pattern should be relatively straight forward. Refer to Section "11.5.4. Timing Programming Example, Pulse-Width and Phase-Shift Modulation" on page 118 for an example.



Si8250/1/2



Figure 11.6. DPWM Timing Register Programming Model



11.5.4. Timing Programming Example, Pulse-Width and Phase-Shift Modulation

The following is a combined example of both pulse-width and phase-shift modulation on phases PH1 and PH2 consecutively. As shown in Figure 11.7 the total period is 320 ticks. For Phase 1 the pulse width is simply modulated by u0(n). For Phase 2 the modulation is slightly different. In this case the pulse width is fixed at 160 ticks of the input clock; however, its position relative to tick time 0 is modulated by u1(n).

There are three basic steps to setting up timing in this example:

- Step 1. Determine the period. The desired frequency is about 156 kHz or about 320 ticks at 20 ns per tick.
- Step 2. Draw the desired timing; see Figure 11.7.
- Step 3. Determine all dependencies. Phase 1 starts at absolute time 0 and is modulated by u0(n), so its trailing edge is relative to its leading edge. The leading edge in Phase 2 is modulated relative to Phase 1. Since the pulse width is fixed the trailing edge width is set to 160 ticks relative to its leading edge. Table 11.1 shows the setup.



Figure 11.7. DPWM Timing Example—PWM and PSM

Description	Register Name	Hex	D7	D6	D5	D4	D3	D2	D1	D0
Switching Period (320 ticks)	SWCYC	0x40	0	1	0	0	0	0	0	0
	PH_POL	0x80	1	0	0	0	0	0	0	0
Phase 1 Control	PH1_CNTL0	0x70	0	1	1	1	Х	Х	Х	Х
Leading transition at tick 0, trailing transi-	PH1_CNTL1	0x00	0	0	0	0	0	0	0	0
tion relative to lead-	PH1_CNTL2	0x01	Х	0	0	0	0	0	0	1
modulated by u0(n)	PH1_CNTL3	0x00	Х	Х	Х	Х	Х	Х	Х	Х
Phase 2 Control	PH2_CNTL0	0x09	Х	0	0	0	1	0	0	1
Leading transition relative to PH1 lead-	PH2_CNTL1	0x00	Х	Х	Х	Х	Х	Х	Х	Х
ing, trailing transition	PH2_CNTL2	0x42	0	1	0	0	0	0	1	0
160 ticks	PH2_CNTL3	0xA0	1	0	1	0	0	0	0	0
Note: "X" = Don't care.										

Table 11.1. DPWM Timing Example—PWM and PSM



11.5.5. Timing Programming Example, Dead-time

The following is an example setup for a simple Synchronous Buck converter operating in continuous conduction mode with one additional phase providing a pulse every frame for synchronizing other circuitry. This example demonstrates how dead-time can be inserted between the phases, and as seen in the timing diagram, Figure 11.8, there is built-in dead-time between transitions of Phase 1 and Phase 2.



Figure 11.8. DPWM Timing Example, Dead-time

Description	Register Name	Hex	D7	D6	D5	D4	D3	D2	D1	D0
Switching Period	SWCYC	0x77	0	1	1	1	0	1	1	1
(375 ticks)	PH_POL	0x80	1	0	0	0	0	0	0	0
Phase 1 Control	PH1_CNTL0	0x70	0	1	1	1	Х	Х	Х	Х
tick 0, trailing transition at	PH1_CNTL1	0x00	0	0	0	0	0	0	0	0
tion relative to lead-	PH1_CNTL2	0x01	Х	0	0	0	0	0	0	1
ing transition and modulated by u1(n)	PH1_CNTL3	0x00	Х	Х	Х	Х	Х	Х	Х	Х
Phase 2 Control	PH2_CNTL0	0x12	Х	1	0	0	1	0	0	1
relative to PH1 trail-	PH2_CNTL1	0x00	Х	Х	Х	Х	Х	Х	Х	Х
ing, trailing transition	PH2_CNTL2	0x42	0	1	Х	Х	0	0	1	0
ing	PH2_CNTL3	0x44	0	1	0	0	0	1	0	0
Phase 3 Control	PH3_CNTL0	0x70	0	1	1	1	0	0	0	0
Absolute on both transitions	PH3_CNTL1	0x00	0	0	0	0	0	0	0	0
	PH3_CNTL2	0x70	0	1	1	1	0	0	0	0
	PH3_CNTL3	0x19	0	0	0	1	1	0	0	1
Note: "X" = Don't care.										

Table 11.2. DPWM Timing Example, Dead-time



11.6. DPWM Bypass

The DPWM bypass safeguards the power supply system by forcing each PHn output into user-defined 'safe' states during supply shutdown. Figure 11.9 shows the bypass logic that is included on each PHn output (the PH1 output is shown as a typical case). As shown, the PH1 output MUX selects DPWM generator output (default) or one of three static, pre-defined states contained in the software bypass (SWBP_OUT), overcurrent protection fault (OCP_OUT), or Enable (ENABX_OUT) bypass registers.



Figure 11.9. DPWM Bypass Programming Model

The three shutdown sources (in priority order) are as follows:

- Overcurrent protection fault
- ENABLE input
- Software bypass (initiated by the system management processor)

Both the ENABLE input and OCP are hardware shutdowns and are enabled by setting the HWBP_EN bit in the DPWMCNTL register to logic 1. When enabled, a supply shutdown occurs when either the ENA-BIRQ (ENABLE input pin forced to its OFF state) or OCPIRQ interrupts are asserted. If both occur simultaneously, the higher priority ENABLE interrupt will prevail. The lowest priority shutdown source is the software bypass, which is invoked by the system management processor by setting the SWBP bit DPWM-CNTL to 1. The corresponding SWBP_OUTEN bit must be set to 1 to be bypassed. The transition from DPWM output to any of the three pre-defined states can be programmed to occur on switching frame boundaries or instantaneously by setting the EMGY_EN bit in DPWMCNTL to 1.



11.7. Sync Mode

This mode allows the start of each switching cycle to be synchronized with an external clock. The user enables sync mode by assigning the SYNC input to the port I/O pins by setting SYNCEN in XBAR0 and SYNC_EN bit in DPWMCNTL to 1. A logic level sync pulse is applied to the SYNC input, the positive edge of which triggers (or re-triggers) the start of a new switching as shown in Figure 11.10. The SYNC pulse must return low a minimum of 3 DPWM clock cycles prior to the next positive transition as shown.

Important Note about Sync Mode: The switching cycle in execution is unconditionally terminated and a new switching cycle initiated on the positive edge of the SYNC pulse. In this mode, the programmed switching cycle is ignored. If the SYNC clock is a substantially higher frequency, the switching cycle may be prematurely restarted resulting in damage to the power stages of the supply.



Figure 11.10. DPWM Sync Mode Example



11.8. Frame Skipping

Even at minimum PWM duty cycle, system losses at minimum load may be insufficient to prevent VOUT from rising above its specified maximum. Frame skipping reduces the effective energy transferred to the load by occasionally skipping switching cycles. It is analogous to pulse skipping, but applies to the full switching cycle. Frame Skipping is illustrated in Figure 11.11.



Figure 11.11. Frame Skipping

Each PHn bit has a corresponding PHn enable bit in SWBP_OUTEN and a state bit in SWBP_OUT. The end-of-frame (EOF) interrupt interrupts the system management processor at the end of each switching cycle. When this occurs, the system management processor sets or clears the SWBP bit in DPWMCNTL register, forcing the output MUX for each PH output to pass either the DPWM output (active switching cycle) or the OFF state contained in SWBP_OUT. Firmware can be configured to skip any number of cycles. Normal (continuous active frame) mode resumes when firmware detects an increase in output loading.



SFR Definition 11.1. DPWMOUT: Output Data



SFR Definition 11.2. DPWMCN: DPWM Control



SFR Definition 11.3. DPWMULOCK: DPWM Symmetry Lock Control



SFR Definition 11.4. DPWMTLCD0: DPWM Trim & Limit Correction Data Register 0



SFR Definition 11.5. DPWMTLCD1: DPWM Trim & Limit Correction Data Register 1





SFR Definition 11.6. DPWMTLCD2: DPWM Trim & Limit Correction Data Register 2



SFR Definition 11.7. DPWMTLCD3: DPWM Trim & Limit Correction Data Register 3



SFR Definition 11.8. DPWMADDR: DPWM Indirect Address

_	_	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
—	_	DPWMA5	DPWMA4	DPWMA3	DPWMA2	DPWMA1	DPWMA0	0000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
							SFR Address:	0xAD			
Bits 7–6: Unused. Bits 5–0: DPWMA[5:0]: DPWM indirect address bits.											

SFR Definition 11.9. DPWMDATA: DPWM Indirect Address Data

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
DPWMD7	DPWMD6	DPWMD5	DPWMD4	DPWMD3	DPWMD2	DPWMD1	DPWMD0	0000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SFR Address: 0xAE										
Bits 7–0: DPWMDATA[7:0]: Indirect address DPWM data bits.										



SFR Definition 11.10. DPWMCN: DPWM Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
DPWM_	EN SYNC_EN	HWBP_EN	EMGY_EN	SWBP	DPWMAI	DPWMINPUT	EOFINT	00000100				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
						SFR Addre	ess (indirect):	0x00				
Bit 7:	DPWM_EN 0: DPWM [1: DPWM]	: DPWM Ena Disabled. Enabled.	able Bit									
Bit 6:	SYNC_EN: Sync Input Function Enable Bit 0: Sync Input Function Disabled. 1: Sync Input Function Enabled.											
Bit 5:	HWBP_EN: Hardware DPWM Bypass Enable (ENABLE or OCP interrupt asserted) 0: Hardware DPWM Bypass Disabled. 1: Hardware DPWM Bypass Enabled.											
Bit 4:	EMGY_EN: Emergency Shutdown Mode Enable Bit 0: Emergency Shutdown Mode Disabled (wait for end-of-frame to switch to bypass mode). 1: Emergency Shutdown Mode Enabled (switch to bypass mode immediately).											
Bit 3:	SWBP: Soft 0: Software 1: Software	tware DPWN DPWM Byp DPWM Byp	/I Bypass C ass Off. ass On.	ontrol								
Bit 2:	DPWMAI: A 0: Auto incr 1: Auto incr	Address Auto ement disab ement enab	o Increment led. led.	Bit.								
Bit 1:	 Auto increment enabled. DPWMINPUT: DPWM Input MUX Control Bit 0: Filter output selected (high-speed hardware modulates DPWM). 1: System management processor selected (system management processor directly modulates DPWM). 											
Bit 0:	EOFINT: End-of-Frame Interrupt Status Bit 0: Switching Frame in Progress. 1: Switching Frame Completed. This bit is set by hardware when switching frame is completed. This bit is not automatically cleared by hardware and must be cleared by software.											



SFR Definition 11.11. SW_CYC: Switching Cycle Length Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SW_CYC7	SW_CYC6	SW_CYC5	SW_CYC4	SW_CYC3	SW_CYC2	SW_CYC1	SW_CYC0	11111111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						SFR Addr	ess (indirect):	0x01
Bits 7–0:	SW_CYC[7: This register of a complet word is loca clock period	0]: Switchir contains the switching ted in PH_I , the user v	ng Cycle Cl he lower 8 l g cycle in u POL. For e vould progr	ock Length bits of a 9-b nit clocks. T xample, if th am bits SW	Data Bits it word. Thi The most sig ne user's tir /_CYC[8:0]	s word spe gnificant bit ning require to 0b00111	cifies the de (SW_CYCa es only 128 1111.	esired length 8) of this of the 512

SFR Definition 11.12. PH_POL: Phase Polarity Control

R/W		_	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SW_CY	C8		PH6_POL	PH5_POL	PH4_POL	PH3_POL	PH2_POL	PH1_POL	1000000
Bit 7	I	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SFR Addr	ress (indirect):	0x02
Bit 7: SW_CYC8: Switching Cycle Clock Length Data Bit 8 This is the most significant bit of the 9-bit switching cycle clock length control word. The least significant 8 bits of this word are located in SW_CYC.									
Bit 6:	Unus	sed.							
 Bits 5–0: PHn_POL: DPWM PHn Initial Output State 0: Output PHn is logic low at the beginning of the switching cycle. 1: Output PHn is logic high at the beginning of the switching cycle. 									

SFR Definition 11.13. ENABX_OUT: ENABX Bypass Control





SFR Definition 11.14. OCP_OUT: Overcurrent Protection Bypass Control



SFR Definition 11.15. SWBP_OUT: Software Bypass Control

	_	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
		SWBP_PH6	SWBP_PH5	SWBP_PH4	SWBP_PH3	SWBP_PHZ	SWBP_PH1	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						SFR Add	dress (indirect):	0x05
Bit 7: Bit 6: Bits 5–(Unu Unu SWE This firm outp	sed sed 3P_PHn: Sof register sets ware. For exa uts will be fo	tware Bypas the default ample, if the rced low whe	s State for P output states SWBP_PH6 en firmware s	H1:PH6 of PH1 to P through SW shuts the sup	H6 when the BP_PH1 are oply down.	e supply is sh all set to zer	ut-off by o, all six PH



SFR Definition 11.16. SWBP_OUTEN: Software Bypass Output Enable

_	—	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
—	_	SWBP_PH6EN	SWBP_PH5EN	SWBP_PH4EN	SWBP_PH3EN	SWBP_PH2EN	SWBP_PH1EN	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						SFR A	ddress (indirect):	0x06
Bit 7	:	Unused.						
Bit 6	:	Unused.						
Bits	5–0:	SWBP_PHnl	EN: Software I	Bypass Enabl	e for PH1:PH6	6		
		This register	selects the out	tput phases t	hat will be affe	ected by the st	ates specified	in the
		SWBP OUT	register durin	g software-inv	oked power s	upply shutdov	vn. For examp	le, if
		SWBP_PH1	EN and SWBF	PH2EN are	set to 1 and S	WBP PH3EN	I through	
		SWBP_PH6	EN are set to a	zero, the PH1	and PH2 outp	outs will be for	ced to the stat	es speci-
		fied by the S	WBP PH1 an	d SWBP PH2	bits in the SV	VBP OUT rec	ister when a s	software
		hvpass is init	iated The ren	naining and o	utput phases F	PH3 through F	PH6 will contin	ue unaf-
		fected under	the control of	the DPWM				



SFR Definition 11.17. PH1_CNTL0: Phase 1 Leading Edge Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PH1L8	PH1L_SEL2	PH1L_SEL1	PH1L_SEL0	PH1L_EDGE	PH1L_PH2	PH1L_PH1	PH1L_PH0	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
						SFR Add	ress (indirect):	0x07			
Bit 7:	PH1L8: Lo This is bit	eading Edge 9 (MSB) of t	Timing Dat he PH1_CT	a Bit 8 ⁻ L1 register.							
Bits 6–4: PH1L_SEL[2:0]: Leading Edge Control Bits 000: PH1 Leading Edge Timing Determined by u0(n) 001: PH1 Leading Edge Timing Determined by u1(n) 010: PH1 Leading Edge Timing Determined by u2(n) 011: PH1 Leading Edge Timing Determined by u3(n) 100: PH1 Leading Edge Timing is Relative to Another Timing Edge 101: PH1 Leading Edge Timing is Relative to Another Timing Edge 110: PH1 Leading Edge Timing is Relative to Another Timing Edge 111: PH1 Leading Edge Timing is Relative to Another Timing Edge 111: PH1 Leading Edge Timing is Absolute											
Bit 3:	PH1L_ED 0: Relative 1: Relative	OGE: Relative e Timing is F e Timing is F	e Timing Re Referenced f Referenced f	ference Edg to Leading E to Trailing E	le Leading/⁻ Edge. dge.	Frailing Edg	ge Select				
Bits 2–0	PH1L_PH 000: reser 001: PH1 010: PH1 011: PH1 100: PH1 101: PH1 110: PH1 111: reser	I[2:0]: Leadir rved Leading Edg Leading Edg Leading Edg Leading Edg Leading Edg Leading Edg ved	ng Edge Rel ge Timing R ge Timing R ge Timing R ge Timing R ge Timing R ge Timing R	ative Timing elative to Ph elative to Ph elative to Ph elative to Ph elative to Ph elative to Ph	Reference 11 12 13 14 15 16	Edge					

SFR Definition 11.18. PH1_CNTL1: Phase 1 Leading Edge Control Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PH1L7	PH1L6	PH1L5	PH1L4	PH1L3	PH1L2	PH1L1	PH1L0	00000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-				
						SFR Addr	ess (indirect):	0x08				
Bits 7–0: F / t	Bits 7–0: PH1L[7:0]: Leading Edge Timing Control Bits A 9-bit word composed of these 8 bits plus PH1L8 in PH1_CTL0 specify the time at which the leading edge of PH1 changes state.											



SFR Definition 11.19. PH1_CNTL2: Phase 1 Trailing Edge Control Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PH1T8	PH1T_SEL2	PH1T_SEL1	PH1T_SEL0	PH1T_EDGE	PH1T_PH2	PH1T_PH1	PH1T_PH0	0000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
						SFR Addre	ess (indirect): 0)x09				
Bit 7: PH1T8: Trailing Edge Timing Data Bit 8 This is bit 9 (MSB) of the PH1_CTL1 register.												
Bits 6–4: PH1T_SEL[2:0]: Trailing Edge Control Bits 000: PH1 Trailing Edge Timing Determined by u0(n) 001: PH1 Trailing Edge Timing Determined by u1(n) 010: PH1 Trailing Edge Timing Determined by u2(n) 011: PH1 Trailing Edge Timing Determined by u3(n) 100: PH1 Trailing Edge Timing is Relative to Another Timing Edge 101: PH1 Trailing Edge Timing is Relative to Another Timing Edge 110: PH1 Trailing Edge Timing is Relative to Another Timing Edge 110: PH1 Trailing Edge Timing is Relative to Another Timing Edge 110: PH1 Trailing Edge Timing is Relative to Another Timing Edge 111: PH1 Trailing Edge Timing is Absolute												
Bit 3:	PH1T_EI 0: Relativ 1: Relativ	DGE: Relati /e Timing is /e Timing is	ve Timing F Reference Reference	Reference Eo d to Leading d to Trailing	dge Leadin Edge. Edge.	g/Trailing E	Edge Select					
Bits 2–0: PH1T_PH[2:0]: Trailing Edge Relative Timing Reference Edge 000: reserved 001: PH1 Trailing Edge Timing Relative to PH1 010: PH1 Trailing Edge Timing Relative to PH2 011: PH1 Trailing Edge Timing Relative to PH3 100: PH1 Trailing Edge Timing Relative to PH4 101: PH1 Trailing Edge Timing Relative to PH5 110: PH1 Trailing Edge Timing Relative to PH6 111: reserved												

SFR Definition 11.20. PH1_CNTL3: Phase 1 Trailing Edge Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PH1T7	PH1T6	PH1T5	PH1T4	PH1T3	PH1T2	PH1T1	PH1T0	00000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
						SFR Addr	ess (indirect):	0x0A				
Bits 7–0:	Bits 7–0: PH1T[7:0]: Trailing Edge Timing Control Bits A 9-bit word composed of these 8 bits plus PH1T8 in PH1_CNTL2 specify the time at which the trailing edge of PH1 changes state.											



SFR Definition 11.21. PH2_CNTL0: Phase 2 Leading Edge Control Register 0

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	PH2L8	PH2L_SEL2	PH2L_SEL1	PH2L_SEL0	PH2L_EDGE	PH2L_PH2	PH2L_PH1	PH2L_PH0	0000000			
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	SFR Address (indirect): 0x0B											
Note: The Phase 1 SFR definitions are essentially the same for this Phase except Phase 2 is the ref-												
	erence. Refer to Phase 1 SFR bit definitions.											

SFR Definition 11.22. PH2_CNTL1: Phase 2 Leading Edge Control Register 1

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
	PH2L7	PH2L6	PH2L5	PH2L4	PH2L3	PH2L2	PH2L1	PH2L0	00000000				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
	SFR Address (indirect): 0x0C												
N e	Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 2 is the reference. Refer to Phase 1 SFR bit definitions.												

SFR Definition 11.23. PH2_CNTL2: Phase 2 Trailing Edge Control Register 2

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	PH2T8	PH2T_SEL2	PH2T_SEL1	PH2T_SEL0	PH2T_EDGE	PH2T_PH2	PH2T_PH1	PH2T_PH0	0000000			
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	SFR Address (indirect): 0x0D											
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 2 is the reference. Refer to Phase 1 SFR bit definitions.												

SFR Definition 11.24. PH2_CNTL3: Phase 2 Trailing Edge Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PH2T7	PH2T6	PH2T5	PH2T4	PH2T3	PH2T2	PH2T1	PH2T0	0000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-				
SFR Address (indirect): 0x0E												
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 2 is the reference. Refer to Phase 1 SFR bit definitions.												



SFR Definition 11.25. PH3_CNTL0: Phase 3 Leading Edge Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PH3L8	PH3L_SEL2	PH3L_SEL1	PH3L_SEL0	PH3L_EDGE	PH3L_PH2	PH3L_PH1	PH3L_PH0	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
						SFR Add	ress (indirect):	0x0F			
Note: The Phase 1 SFR definitions are essentially the same for this Phase except Phase 3 is the ref-											
erence. Refer to Phase 1 SFR bit definitions.											

SFR Definition 11.26. PH3_CNTL1: Phase 3 Leading Edge Control Register 1

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
	PH3L7	PH3L6	PH3L5	PH3L4	PH3L3	PH3L2	PH3L1	PH3L0	0000000				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
	SFR Address (indirect): 0x10												
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 3 is the reference. Refer to Phase 1 SFR bit definitions.													

SFR Definition 11.27. PH3_CNTL2: Phase 3 Trailing Edge Control Register 2

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
	PH3T8	PH3T_SEL2	PH3T_SEL1	PH3T_SEL0	PH3T_EDGE	PH3T_PH2	PH3T_PH1	PH3T_PH0	0000000				
-	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
	SFR Address (indirect): 0x11												
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 3 is the reference. Refer to Phase 1 SFR bit definitions.													

SFR Definition 11.28. PH3_CNTL3: Phase 3 Trailing Edge Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PH3T7	PH3T6	PH3T5	PH3T4	PH3T3	PH3T2	PH3T1	PH3T0	0000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-				
SFR Address (indirect): 0x12												
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 3 is the reference. Refer to Phase 1 SFR bit definitions.												



SFR Definition 11.29. PH4_CNTL0: Phase 4 Leading Edge Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PH4L8	PH4L_SEL2	PH4L_SEL1	PH4L_SEL0	PH4L_EDGE	PH4L_PH2	PH4L_PH1	PH4L_PH0	0000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
						SFR Add	ess (indirect):	0x13				
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 4 is the reference. Refer to Phase 1 SFR bit definitions.												

SFR Definition 11.30. PH4_CNTL1: Phase 4 Leading Edge Control Register 1

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Ρ	H4L7	PH4L6	PH4L5	PH4L4	PH4L3	PH4L2	PH4L1	PH4L0	00000000
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SFR Addr	ess (indirect):	0x14
Not ere	e: The nce. Re	Phase 1 SF fer to Phase	R definition e 1 SFR bit	ns are esse definitions	ntially the s	same for thi	s Phase ex	cept Phase	e 4 is the ref-

SFR Definition 11.31. PH4_CNTL2: Phase 4 Trailing Edge Control Register 2

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
E	PH4T8	PH4T_SEL2	PH4T_SEL1	PH4T_SEL0	PH4T_EDGE	PH4T_PH2	PH4T_PH1	PH4T_PH0	0000000			
-	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
							SFR Addre	ess (indirect):	0x15			
	Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 4 is the reference. Refer to Phase 1 SFR bit definitions.											

SFR Definition 11.32. PH4_CNTL3: Phase 4 Trailing Edge Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PH4T7	PH4T6	PH4T5	PH4T4	PH4T3	PH4T2	PH4T1	PH4T0	00000000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-				
SFR Address (indirect): 0x16												
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 4 is the reference. Refer to Phase 1 SFR bit definitions.												



SFR Definition 11.33. PH5_CNTL0: Phase 5 Leading Edge Control Register 0

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
	PH5L8	PH5L_SEL2	PH5L_SEL1	PH5L_SEL0	PH5L_EDGE	PH5L_PH2	PH5L_PH1	PH5L_PH0	0000000				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
							SFR Addr	ess (indirect):	0x17				
	Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 5 is the reference. Refer to Phase 1 SFR bit definitions.												

SFR Definition 11.34. PH5_CNTL1: Phase 5 Leading Edge Control Register 1

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	PH5L7	PH5L6	PH5L5	PH5L4	PH5L3	PH5L2	PH5L1	PH5L0	00000000		
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
							SFR Addr	ess (indirect):	0x18		
N e	Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 5 is the reference. Refer to Phase 1 SFR bit definitions.										

SFR Definition 11.35. PH5_CNTL2: Phase 5 Trailing Edge Control Register 2

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
F	PH5T8	PH5T_SEL2	PH5T_SEL1	PH5T_SEL0	PH5T_EDGE	PH5T_PH2	PH5T_PH1	PH5T_PH0	0000000			
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
							SFR Addre	ess (indirect):	0x19			
	Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 5 is the reference. Refer to Phase 1 SFR bit definitions.											

SFR Definition 11.36. PH5_CNTL3: Phase 5 Trailing Edge Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PH5T7	PH5T6	PH5T5	PH5T4	PH5T3	PH5T2	PH5T1	PH5T0	0000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-			
						SFR Addr	ess (indirect):	0x1A			
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 5 is the reference. Refer to Phase 1 SFR bit definitions.											



SFR Definition 11.37. PH6_CNTL0: Phase 6 Leading Edge Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PH6L8	PH6L_SEL2	PH6L_SEL1	PH6L_SEL0	PH6L_EDGE	PH6L_PH2	PH6L_PH1	PH6L_PH0	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
						SFR Add	ress (indirect):	0x1B			
Note: The Phase 1 SFR definitions are essentially the same for this Phase except Phase 6 is the ref-											
erence. Refer to Phase 1 SFR bit definitions.											

SFR Definition 11.38. PH6_CNTL1: Phase 6 Leading Edge Control Register 1

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
P	H6L7	PH6L6	PH6L5	PH6L4	PH6L3	PH6L2	PH6L1	PH65L0	00000000		
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
							SFR Addr	ress (indirect):	0x1C		
No t ere	Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 6 is the reference. Refer to Phase 1 SFR bit definitions.										

SFR Definition 11.39. PH6_CNTL2: Phase 6 Trailing Edge Control Register 2

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	PH6T8	PH6T_SEL2	PH6T_SEL1	PH6T_SEL0	PH6T_EDGE	PH6T_PH2	PH6T_PH1	PH6T_PH0	0000000			
_	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	SFR Address (indirect): 0x1D											
ľ	Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 6 is the reference. Refer to Phase 1 SFR bit definitions.											

SFR Definition 11.40. PH6_CNTL3: Phase 6 Trailing Edge Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
PH6T7	PH6T6	PH6T5	PH6T4	PH6T3	PH6T2	PH6T1	PH6T0	0000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-		
						SFR Addr	ess (indirect):	0x1E		
Note : The Phase 1 SFR definitions are essentially the same for this Phase except Phase 6 is the reference. Refer to Phase 1 SFR bit definitions.										



SFR Definition 11.41. DPWMTLLT0: Trim/Limit Low Limit Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TLLT7	TLLT6	TLLT5	TLLT4	TLLT3	TLLT2	TLLT1	TLLT0	00000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-	
						SFR Addr	ess (indirect):	0x1F	
Bits 7–0: TLLT[7:0]: u0(n) Trim and Limit Low Limit Data This register sets the lower limit of compensated duty cycle modulation variable u0(n).									

SFR Definition 11.42. DPWMTLGT0: Trim/Limit High Limit Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TLGT	7 TLGT6	TLGT5	TLGT4	TLGT3	TLGT2	TLGT1	TLGT0	11111111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
						SFR Addr	ess (indirect):	0x20	
Bits 7–0: TLGT[7:0]: u0(n) Trim and Limit High Limit Data This register sets the upper limit of compensated duty cycle modulation variable u0(n).									

SFR Definition 11.43. DPWMTLLT1: Trim/Limit Low Limit Control Register 1

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
	TLLT7	TLLT6	TLLT5	TLLT4	TLLT3	TLLT2	TLLT1	TLLT0	00000000	
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
							SFR Addr	ess (indirect)	: 0x21	
Bit	Bits 7–0: TLLT[7:0]: u1(n) Trim and Limit Low Limit Data This register sets the lower limit of compensated duty cycle modulation variable u1(n).									

SFR Definition 11.44. DPWMTLGT1: Trim/Limit High Limit Control Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
TLGT7	TLGT6	TLGT5	TLGT4	TLGT3	TLGT2	TLGT1	TLGT0	11111111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-		
SFR Address (indirect): 0x22										
Bits 7–0: TLGT[7:0]: u1(n) Trim and Limit High Limit Data This register sets the upper limit of compensated duty cycle modulation variable u1(n).										



SFR Definition 11.45. DPWMTLLT2: Trim/Limit Low Limit Control Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TLLT7	TLLT6	TLLT5	TLLT4	TLLT3	TLLT2	TLLT1	TLLT0	00000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-	
						SFR Addr	ess (indirect)	: 0x23	
Bits 7–0: TLLT[7:0]: u2(n) Trim and Limit Low Limit Data This register sets the lower limit of compensated duty cycle modulation variable u2(n).									

SFR Definition 11.46. DPWMTLGT2: Trim/Limit High Limit Control Register 2

R/\	V	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TLG	T7	TLGT6	TLGT5	TLGT4	TLGT3	TLGT2	TLGT1	TLGT0	11111111
Bit	7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
							SFR Addr	ess (indirect):	0x24
Bits 7–0: TLGT[7:0]: u2(n) Trim and Limit High Limit Data This register sets the upper limit of compensated duty cycle modulation variable u2(n).									

SFR Definition 11.47. DPWMTLLT3: Trim/Limit Low Limit Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TLLT7	TLLT6	TLLT5	TLLT4	TLLT3	TLLT2	TLLT1	TLLT0	0000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-	
						SFR Addr	ess (indirect)	: 0x25	
Bits 7–0: TLLT[7:0]: u3(n) Trim and Limit Low Limit Data This register sets the lower limit of compensated duty cycle modulation variable u3(n).									

SFR Definition 11.48. DPWMTLGT3: Trim/Limit High Limit Control Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
TLGT7	TLGT6	TLGT5	TLGT4	TLGT3	TLGT2	TLGT1	TLGT0	11111111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-		
						SFR Addr	ess (indirect):	0x26		
Bits 7–0: TLGT[7:0]: u3(n) Trim and Limit High Limit Data This register sets the upper limit of compensated duty cycle modulation variable u3(n).										



SFR Definition 11.49. DPWMULOCK: Symmetry L	Lock Control Register
---	-----------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
ULCK1_ED	DG ULCK1_PH2	ULCK1_PH1	ULCK1_PH0	ULCK0_EGD	ULCK0_PH2	ULCK0_PH1	ULCK0_PH0	00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u> </u>		
						SFR Addr	ess (indirect):	0x27		
Bit 7:	 Bit 7: ULCK1_EDG: Symmetry Lock Reference Edge for u0(n) and u1(n) 0: Symmetry Lock Occurs on Leading Edge of Reference Phase. 1: Symmetry Lock Occurs on Trailing Edge of Reference Phase. 									
Bits 6–4:	ULCK1_PH[000: Phase 001: Phase 010: Phase 011: Phase 100: Phase 101: Phase	2:0]: Refere 1 Selected 2 Selected 3 Selected 4 Selected 5 Selected 6 Selected	nce Phase	Select Bits	3					
Bit 3:	ULCK0_ED0 0: Symmetry 1: Symmetry	G: Symmetr lock occurs lock occurs	y Lock Refe s on leading s on trailing	erence Edg g edge of re l edge of re	e for u2(n) eference ph ference pha	and u3(n) ase. ase.				
Bits 2–0:	ULCK0_PH[000: Phase 001: Phase 010: Phase 011: Phase 100: Phase 101: Phase	2:0]: Refere 1 Selected 2 Selected 3 Selected 4 Selected 5 Selected 6 Selected	nce Phase	Select Bits	5					

SFR Definition 11.50. DPWMTLCD0: Trim & Limit Correction Data Register 0

R/V	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TLG	T8 TLLT8	TLCD5	TLCD4	TLCD3	TLCD2	TLCD1	TLCD0	0000000
Bit	7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
						SFR Addr	ess (indirect):	0x28
Bit 7: Bit 6: Bits 5-	TLGT8: D TLLT8: DI 0: TLDC[5:0 The data i format.	PWMTLGT0 PWMTLLT0]: u0(n) Corr n this registe	High Limit Low Limit F ection Data er applies a	Register D Register Da positive or	ata Bit 8 ta Bit 8 negative of	ffset to u0(r	n). It is two'	s-complement



SFR Definition 11.51. DPWMTLCD1: Trim & Limit Correction Data Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TLGT8	TLLT8	TLCD5	TLCD4	TLCD3	TLCD2	TLCD1	TLCD0	0000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-	
	SFR Address (indirect): 0x29								
Bit 7: Bit 6: Bits 5–0:	TLGT8: DPWMTLGT1 High Limit Register Data Bit 8 TLLT8: DPWMTLLT1 Low Limit Register Data Bit 8 TLDC[5:0]: u1(n) Correction Data The data in this register applies a positive or negative offset to u1(n). It is 2s complement format								

SFR Definition 11.52. DPWMTLCD2: Trim & Limit Correction Data Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TLGT8	TLLT8	TLCD5	TLCD4	TLCD3	TLCD2	TLCD1	TLCD0	0000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-	
	SFR Address (indirect): 0x2A								
Bit 7: Bit 6: Bits 5–0:	TLGT8: DP TLLT8: DP\ TLDC[5:0]: The data in format.	WMTLGT2 VMTLLT2 L u2(n) Corre this registe	High Limit ow Limit F ection Data er applies a	Register D Register Da positive or	ata Bit 8 ta Bit 8 [.] negative c	ffset to u2(n). It is 2s (complement	

SFR Definition 11.53. DPWMTLCD3: Trim & Limit Correction Data Register 3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TLGT8	TLLT8	TLCD5	TLCD4	TLCD3	TLCD2	TLCD1	TLCD0	00000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	1	
	SFR Address (indirect): 0x2B								
Bit 7:	TLGT8: DP	WMTLGT3	High Limit	Register D	ata Bit 8				
Bit 6:	TLLT8: DPWMTLLT3 Low Limit Register Data Bit 8								
Bits 5–0:	5–0: TLDC[5:0]: u3(n) Correction Data								
	The data in	this registe	er applies a	positive or	negative o	ffset to u3(n). It is 2s (complement	
	format.								



ſ

SFR Definition 11.54. DPWMOUT: DPWM Output Register

_	_	R	R	R	R	R	R	Reset Value
—	—	PH6	PH5	PH4	PH3	PH2	PH1	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
						SFR Addr	ess (indirect):	0x2C
Bits 7–6 Bits 5–0:	Unused. PH6–1: TI puts.	nese read-c	only registe	r bits show	the preser	it state of th	ne PH1:PH	6 DPWM out-

Table 11.3. DPWM Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units		
	DPWMSP[4:3] = 00	_	—	200			
Clock Frequency	DPWMSP[4:3] = 01	_	—	50	MHz		
	DPWMSP[4:3] = 1x	_	—	25			
Desclution	No dithering	_	—	9	Bite		
Resolution	Dithering enabled	ConditionsMinTypVMSP[4:3] = 00VMSP[4:3] = 01VMSP[4:3] = 1xNo ditheringhering enabledVMSP[4:3] = 005VMSP[4:3] = 0120VMSP[4:3] = 1x40vMSP[4:3] = 1x40vMSP[4:3] = 1x40vDF [4:3] = 1x40vDF [4:3] = 1x40vDH = $-8.5 \mu A$ 2.4OH = $-10 mA$ 1.8vOL = $8.5 \mu A$ 0.1vOL = $10 mA$ 0.4	15	Dita			
	DPWMSP[4:3] = 00	5	—	—			
Time Resolution	DPWMSP[4:3] = 01	20	—	—	ns		
	DPWMSP[4:3] = 1x	40	—	—			
SYNC Pulse set-up time	SYNC signal minimum LOW time before positive transition (see Figure 11.10 on page 121)	3	_	_	DPWM clock cycles		
PH Rise, Fall Time	50 pF on pin	_	—	5	ns		
PH Output Logic High	IOH = –8.5 μA	_	2.4	—	V		
Level	IOH = –10 mA	_	1.8	—	v		
	IOL = 8.5 μA	_	0.1	—			
PH Output Logic Low Level	IOL = 10 mA	_	0.4	—	V		
	IOL = 20 mA		0.8				
Shutdown Supply Current		_	_	0.1	μΑ		



12. Voltage Reference

The Voltage reference MUX on Si8250/1/2 devices is configurable to use an externally-connected voltage reference, the internal reference voltage generator, or the VDD power supply voltage (see Figure 12.1). An external voltage reference may be connected to the VREF pin and the internal reference disabled by clearing the REFBE bit in Reference Control register (REF0CN) selects the reference source.

The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor, and internal oscillators. This bit is forced to logic 1 when any of the aforementioned peripherals are enabled. The bias generator may be enabled manually by writing a '1' to the BIASE bit in register REF0CN; see REF0CN register details.

The internal voltage reference circuit consists of a 1.20 V, temperature stable bandgap voltage reference generator and output buffer amplifier. The internal voltage reference can be driven out on the VREF pin by setting the REFBE bit in register REF0CN to a '1'. The maximum load seen by the VREF pin must be less than 200 μ A to GND. When using the internal voltage reference, bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to GND. If the internal reference is not used, the REFBE bit should be cleared to '0'.



Figure 12.1. Voltage Reference Functional Block Diagram



SFR Definition 12.1. REF0CN: Reference Control



Table 12.1. Bandgap Voltage Reference Specs

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Output Voltage		—	1.20	_	V
Temperature Stability		-1	—	1	%
Load regulation		TBD	TBD	TBD	V
Turn on Poononoo	(0.01%, 4.7 µF)	—	—	6.5	ms
	no load	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	μs		
Noise	4.7 μF	—	2	_	μV (RMS)
Bandgap Current		—	60	_	μA
Reference Buffer Current		—	30	_	μA
Power supply rejection		—	TBD		ppM/V



13. Comparator 0

Si8250/1/2 devices include an on-chip programmable voltage comparator shown in Figure 13.1. Comparator0 offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0), or an asynchronous "raw" output (CP0A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull. The Comparator0 inputs are selected in the CPT0MX register. The CMX0P[3:0] bits select the Comparator0 positive input, which may be assigned to even port pins (P1.0, P1.2, P1.4, P1.6). The CMX0N[3:0] bits select the Comparator0 negative input, which may be assigned to odd port pins (P1.1, P1.3, P1.5, P1.7).

Important Note About Comparator Inputs: The Port pins selected as Comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar.



Figure 13.1. Comparator0 Functional Block Diagram

Comparator0 has two programmable response modes: 40 ns and 750 ns. The fast 40 ns response time is useful for pulse or ring detection applications while the lower power 750 ns response time is useful for threshold monitoring applications. Response time is selected by the CP0MD0 bit in CPT0MD.

The Comparator output can be polled in software, used as an interrupt source, internal oscillator suspend awakening source and/or routed to a Port pin. When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See



Si8250/1/2

Section "**21.1. Priority Crossbar Decoder**" on page **203** for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (VDD) + 0.25 V without damage or upset.

Comparator 0 hysteresis is software-programmable via its Comparator Control register CPT0CN (for n = 0 or 1). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage (see Figure 13.2).

The Comparator hysteresis is programmed using bits CP0HYP[1:0] and bits CP0HYN[1:0] in the Comparator Control Register CPT0CN. The amount of negative hysteresis voltage is determined by the settings of the CP0HYN[1:0] bits. Settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP[1:0] bits.





Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. The CP0FIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CP0RIF flag is set to logic 1 upon the Comparator rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CP0OUT bit. The Comparator is enabled by setting the CP0N bit to logic 1, and is disabled by clearing this bit to logic 0.


The output state of the Comparator can be obtained at any time by reading the CP0OUT bit. The Comparator is enabled by setting the CP0EN bit to logic 1, and is disabled by clearing this bit to logic 0. When the Comparator is enabled, the internal oscillator is awakened from suspend mode if the Comparator output is logic 0.

Note that false rising edges and falling edges can be detected when the comparator is first powered-on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 after the comparator is enabled and after its mode bits have been changed.

The Comparator0 interrupt may be used as a wake-up source from Stop Mode and is typically configured in low-power mode for this application.

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_			
						SFR Ad	ddress:	0x9B			
Bit 7:	CP0EN: Cor 0: Comparat 1: Comparat	2P0EN: Comparator 0 Enable bit): Comparator 0 disabled I: Comparator 0 enabled									
Bit 6:	CP0OUT: Co 0: Voltage or 1: Voltage or	CP0OUT: Comparator 0 Output D: Voltage on CP0+ < CP0- 1: Voltage on CP0+ > CP0									
Bit 5:	CP0RIF: Comparator Rising-Edge Interrupt Flag 0: No Comparator0 rising edge interrupt has occurred since this flag was last cleared. 1: Comparator0 rising edge interrupt has occurred.										
Bit 4:	CP0FIF: Comparator0 Falling-Edge Interrupt Flag 0: No Comparator0 falling edge interrupt has occurred since this flag was last cleared. 1: Comparator0 falling edge interrupt has occurred.										
Bits 3–2:	CP0HYP[1:0]: Comparator0 Positive Hysteresis Control Bits. 00: Positive hysteresis disabled 01: Positive hysteresis = 5 mV 10: Positive hysteresis = 10 mV 11: Positive hysteresis = 20 mV										
Bits 1-0:	CP0HYN[1:0 00: Negative 01: Negative 10: Negative 11: Negative)]: Compara hysteresis hysteresis hysteresis hysteresis	tor0 Negat disabled = 5 mV = 10 mV = 20 mV	tive Hystere	sis Control E	Bits.					

SFR Definition 13.1. CPT0CN: Comparator0 Control



SFR Definition 13.2. CPT0MD: Comparator0 Mode Selection

R/W	_	R/W	R/W	_	_	_	R/W	Reset Value			
CP0HIQ	E —	CP0RIE	CP0FIE	—	_		CP0MD0	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-			
	SFR Address: 0							: 0x9D			
 Bit 7: CP0HIQE: High-Speed Analog Mode Enable Bit 0: Comparator0 input configured in Low Speed Analog Mode. 1: Comparator0 input configured in High Speed Analog Mode. 											
Bit 6:	Unused	Jnused									
Bit 5:	CP0RIE: Comparator0 Rising Edge Interrupt Enable 0: Rising edge interrupt disabled. 1: Rising edge interrupt enabled.										
Bit 4:	CP0FIE: Comparator0 Falling-Edge Interrupt Enable 0: Falling edge interrupt disabled. 1: Falling edge interrupt enabled.										
Bits 3–1:	Unused										
Bit 0:	CP0MD0: Co 0: Response 1: Response	omparator (e time = 750 e time = 40 i) Mode Sele ns ns	ect Bits							

SFR Definition 13.3. CPT0MX: Comparator0 MUX Selection

_	_	R/W	R/W	R/W	R/W	R/W	R/W Reset Value
_	CMX0N2	CMX0N1	CMX0N0	_	CMX0P2	CMX0P1	CMX0P0 01000100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
							SFR Address: 0x9F
Bit 7:	Unused.	· Comparat	or0 Nogotiv	o Ipput MIT	Y Soloot		
Ы1 0-4.	These bits so 000: P1.1 001: P1.3 010: P1.5 011: P1.7 1xx: None	elect which	port pin is u	used as Cor	nparator0 n	egative inp	ut.
Bit 3:	Unused.						
Bit 2–0:	CMX0P[2:0] These bits so 000: P1.0 001: P1.2 010: P1.4 011: P1.6 1xx: None	: Comparate elect which	or0 Positive port pin is ι	Input MUX used as Cor	Select nparator0 p	oositive inpu	ıt.



Table 13.1. Comparator0 SpecificationsTA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Vin		0	—	V _{DD}	V
Low-Speed Supply Current		—	8	_	μA
Full-speed Supply Current		—	225	—	μA
	CP0HYP[1:0] = 00	—	0	—	
	CP0HYP[1:0] = 01	—	7	—	
	CP0HYP[1:0] = 10	_	14	_	
Lhustoresia	CP0HYP[1:0] = 11	_	28		
Hysteresis	CP0HYN[1:0] = 00	_	0	_	111 V
	CP0HYN[1:0] = 01	_	-7	_	
	CP0HYN[1:0] = 10	_	-14	_	
	CP0HYN[1:0] = 11	_	-28	_	
Despense Time	Low Power Mode, 25 mV Overdrive	_	180	TBD	20
Response Time	High-Speed Mode, 25 mV Overdrive	_	25	TBD	115
Input Capacitance		_	TBD	_	pF
CMRR		_	50	—	db
Input offset		_	5	—	mV



Si8250/1/2

NOTES:



14. CIP-51 CPU

MCS-51[™] instruction set. Standard 803x/805x assemblers and compilers can be used to develop software. The Si8250/1/2 family has a superset of all the peripherals included with a standard 8051. See Section ***1. System Overview**" on page **19** for more information about the available peripherals. The CIP-51 includes on-chip debug hardware, which interfaces directly with the analog and digital subsystems, providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability. The CIP-51 core includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 256 Bytes of Internal RAM
- Reset Input
- Integrated Debug Logic

- 50 MIPS Peak Throughput
- Extended Interrupt Handler
- Power Management Modes
- Program and Data Memory Security



Figure 14.1. CIP-51 Block Diagram



Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's system clock running at 50 MHz, it has a peak throughput of 50 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/4	3	3/5	4	5	4/6	6	8
Number of Instructions	26	50	5	10	7	5	2	1	2	1

Programming and Debugging Support

In-system programming of the Flash program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire (C2) interface. Note that the re-programmable Flash can also be read and written a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Silicon Laboratories, Inc. and third party vendors. Silicon Laboratories provides an integrated development environment (IDE) including editor, evaluation compiler, assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the on-chip debug logic to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

14.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

14.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take two less clock cycles to complete when the branch is not taken as opposed to when the branch is taken. Table 14.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



14.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access data stored in XDATA memory space. In the CIP-51, the MOVX instruction can also be used to write or erase on-chip program memory space implemented as reprogrammable Flash memory. The Flash access feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "19. Flash Memory" on page 191** for further details.

Mnemonic	Description	Bytes	Clock Cycles
	Arithmetic Operations		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	Logical Operations		•
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2

Table 14.1. CIP-51 Instruction Set Summary¹



Table 14.1. CIP-51 Instruction Set Summary ¹ (Continued
--

Mnemonic	Description	Bytes	Clock Cvcles
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	Data Transfer		<u>I</u>
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	4 to 7 ²
MOVC A, @A+PC	Move code byte relative PC to A	1	4 to 7 ²
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2



Mnemonic	Description	Bytes	Clock Cycles
	Boolean Manipulation		
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/4
JNC rel	Jump if Carry is not set	2	2/4
JB bit, rel	Jump if direct bit is set	3	3/5
JNB bit, rel	Jump if direct bit is not set	3	3/5
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/5
	Program Branching	•	
ACALL addr11	Absolute subroutine call	2	4
LCALL addr16	Long subroutine call	3	5
RET	Return from subroutine	1	6
RETI	Return from interrupt	1	6
AJMP addr11	Absolute jump	2	4
LJMP addr16	Long jump	3	5
SJMP rel	Short jump (relative address)	2	4
JMP @A+DPTR	Jump indirect relative to DPTR	1	4
JZ rel	Jump if A equals zero	2	2/4
JNZ rel	Jump if A does not equal zero	2	2/4
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/5
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/5
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/5
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/6
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/4
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/5
NOP	No operation	1	1
Notes:			

Table 14.1. CIP-51 Instruction Set Summary¹ (Continued)

1. Assumes PFEN = 1 for all instruction timing.

2. MOVC instructions take 4 to 7 clock cycles depending on instruction alignment and the FLRT setting (SFR Definition 19.3. "FLSCL: Flash Scale" on page 196).



Notes on Registers, Operands and Addressing Modes:

Rn: Register R0–R7 of the currently selected register bank.

@Ri: Data RAM location addressed indirectly through R0 or R1.

rel: 8-bit, signed (2s complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct: 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00–0x7F) or an SFR (0x80–0xFF).

#data: 8-bit constant

#data16: 16-bit constant

bit: Direct-accessed bit in Data RAM or SFR

addr11: 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.

addr16: 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



14.2. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic 1. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the data sheet associated with their corresponding system function.

SFR Definition 14.1. SP: Stack Pointer



SFR Definition 14.2. DPL: Data Pointer Low Byte



SFR Definition 14.3. DPH: Data Pointer High Byte





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R Reset Value			
CY	AC	F0	RS1	RS0	OV	F1	PARITY 00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 Bit Addressable			
							SFR Address: 0xD0			
Bit 7:	CY: Carry F This bit is s (subtractior	lag et when tl). It is cle	he last arithmet ared to 0 by all	ic operatio other arith	n resulted i metic opera	n a carry (a ations.	addition) or a borrow			
Bit 6:	AC: Auxiliary Carry Flag This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to 0 by all other arithmetic operations.									
Bit 5:	F0: User Flag 0 This is a bit-addressable, general purpose flag for use under software control.									
Bits 4–3: RS[1:0]: Register Bank Select These bits select which register bank is used during register accesses.										
	RS1	RS0	Register Bank	Addr	ess					
	0	0	0	0x00-	0x07					
	0	1	1	0x08–	0x0F					
	1	0	2	0x10–	0x17					
	1	1	3	0x18–	0x1F					
Bit 2:	Bit 2: OV: Overflow Flag This bit is set to 1 under the following circumstances: - An ADD, ADDC, or SUBB instruction causes a sign-change overflow. - A MUL instruction results in an overflow (result is greater than 255). - A DIV instruction causes a divide-by-zero condition. The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases.									
Bit 1:	F1: User Fla This is a bit	ag 1 -addressa	able, general pu	urpose flag	for use und	der softwar	e control.			
Bit 0:	This is a bit-addressable, general purpose flag for use under software control. PARITY: Parity Flag This bit is set to 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum is even.									

SFR Definition 14.4. PSW: Program Status Word



SFR Definition 14.5. ACC: Accumulator

R/W ACC.7	R/W ACC.6	R/W ACC.5	R/W ACC.4	R/W ACC.3	R/W ACC.2	R/W ACC.1	R/W ACC.0	Reset Value
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable
							SFR Address	s: 0xE0
Bits 7–0: A T	ACC: Accum This register	ulator is the accu	mulator for	arithmetic o	operations.			

SFR Definition 14.6. B: B Register



14.3. Power Management Modes

The CIP-51 core has two software programmable power management modes: idle and stop. Idle mode halts the CPU while leaving the peripherals and internal clocks active. In stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering idle. Stop mode consumes the least power. SFR Definition 14.7 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire system management processor is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however a reset is required to restart the system management processor.

The Si8250/1/2 devices feature a very low-power SUSPEND mode that stops the internal oscillator until a wakening event occurs. See Section "22. Oscillators" on page 213.



14.3.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the watchdog timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system.

14.3.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in stop mode for longer than the MCD timeout period of 100 μ s.



SFR Definition 14.7. PCON: Power Control



15. Memory Organization and SFRs

The memory organization of the Si8250/1/2 is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The memory map is shown in Figure 15.1.



Figure 15.1. Memory Map

15.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The Si8250/1/2 implements up to 32 kB of this program memory space as in-system, re-programmable Flash memory, organized in a contiguous block from addresses 0x0000 to max address 0x7DFF. Addresses above 0x7DFF are reserved.Program memory is normally assumed to be read-only. However, the Si8250/1/2 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX write instruction. This feature provides a mechanism for updates to program code and use of the program memory space for non-volatile data storage. Refer to Section "19. Flash Memory" on page 191 for further details.

15.2. Data Memory

The Si8250 includes 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128-bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFRs) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the



upper 128 bytes of data memory. The Si8250/1/2 family also includes 1024 bytes of on-chip RAM mapped into the external memory (XDATA) space. This RAM can be accessed using the CIP-51 core's MOVX instruction. More information on the XRAM memory can be found in **Section "20. External RAM" on page 199**.

15.3. General Purpose Registers

The lower 32 bytes of data memory (locations 0x00 through 0x1F) may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Section "21. Port Input/Out-put" on page 201). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

15.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination). The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

15.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

15.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the system management processor. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 15.1 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g., P0, TCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Table 15.1 summarizes all directly-addressable registers.



	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
F8	DPWMCNTL	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	ADC1DAT	ADC1CN	VDM0CN
F0	В	REFDACMD	P1MDIN	PIDKPCN	PIDKICN	PIDKDCN	EIP1	EIP2
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PIDA1CN	PIDA2CN	RSTSRC
E0	ACC	XBR0	XBR1	PFE0CN	IT01CF	PIDA3CN	EIE1	EIE2
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PIDA0CN	DECCN	CRCFLIP
D0	PSW	REF0CN	ICYCST	TRDETCN	P0SKIP	P1SKIP	LEBCN	OCPCN
C8	TMR2CN	ADC0LM1	TMR2RLL	TMR2RLH	TMR2L	TMR2H	PIDCN	PIDUN
C0	SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0TH	ADC0LMO
B8	IP	PLLCN	ADC0TK	ADC0MX	ADC0CF	ADC0L	ADC0H	ADC0STA1
В0	P00DEN	OSCXCN	OSCICN	OSCICL		ADC0STA0	FLSCL	FLKEY
A8	IE	CLKSEL	EMI0CN	ADC0ADDR	ADC0DATA	DPWMADDR	DPWMDATA	ONESHOT
A0	IPKCN	DPWMTLCD0	DPWMTLCD1	DPWMTLCD2	P0MDOUT	P1MDOUT	DPWMOUT	SFRPAGE
98	SCON0	SBUF0	DPWMTLCD3	CPT0CN	OSCLCN	CPT0MD	DPWMULOCK	CPT0MX
90	P1	TMR3CN	TMR3LL	TMR3RLH	TMR3L	TMR3H	REFDAC0L	REFDAC0H
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH	CRCCN	CRCIN	CRCREG	PCON
	08 (bit addressable)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

Table 15.1. Special Function Register (SFR) Memory Map

Register	Address	Description	Page
ACC	0xE0	Accumulator	157
ADC0ADDR	0xAB	ADC0 Indirect Address	65
ADC0CF	0xBC	ADC0 Configuration	67
ADC0CN	0xE8	ADC0 Control	68
ADC0DATA	0xAC	ADC0 Indirect Data	66
ADC0GTH	0xC4	ADC0 Greater-Than Data High Byte	72
ADC0GTL	0xC3	ADC0 Greater-Than Data Low Byte	72
ADC0H	0xBE	ADC0	71
ADC0L	0xBD	ADC0	71
ADC0LM0	0xC7	ADC0 Limit Interrupt Flag 0	70
ADC0LM1	0xC9	ADC0 Limit Interrupt Flag 1	71
ADC0LTH	0xC6	ADC0 Less-Than Data High Byte	72
ADC0LTL	0xC5	ADC0 Less-Than Data Low Byte	72



Register	Address	Description	Page
ADC0MX	0xBB	ADC0 AMUX Channel Select	65
ADC0STA0	0xB5	ADC0 Status 0	66
ADC0TK	0xBA	ADC0 Tracking Mode Select	69
ADC1CN	0xFD	ADC1 Control	93
ADC1DAT	0xFD	ADC1 Data	93
В	0xF0	B Register	157
CKCON	0x8E	Clock Control	256
CLKSEL	0xA9	Clock Select	217
CPT0CN	0x9B	Comparator0 Control	145
CPT0MD	0x9D	Comparator0 Mode Selection	146
CPT0MX	0x9F	Comparator0 MUX Selection	146
CRC0CN	0x84	CRC0 Control	183
CRC0DAT	0x86	CRC0 Data Output	184
CRC0FLIP	0xDF	CRC0 Bit Flip	184
CRC0IN	0x85	CRC0 Data Input	184
DPH	0x83	Data Pointer High	155
DPL	0x82	Data Pointer Low	155
DPWMADDR	0xAD	DPWM Indirect Address	124
DPWMCN	0xF8	DPWM Control	123
DPWMDATA	0xAE	DPWM Indirect Data	124
DPWMOUT	0xA6	DPWM Output Data	123
DPWMTLCD0	0xA1	DPWM Trim and Limit Data 0	123
DPWMTLCD1	0xA2	DPWM Trim and Limit Data 1	123
DPWMTLCD2	0xA3	DPWM Trim and Limit Data 2	124
DPWMTLCD3	0x9A	DPWM Trim and Limit Data 3	124
DPWMULOCK	0x9E	DPWM Symmetry Lock Control	123
EIE1	0xE6	Extended Interrupt Enable	173
EIE2	0xE7	Extended Interrupt Enable	175
EIP1	0xF6	Extended Interrupt Priority	174
EIP2	0xF7	Extended Interrupt Priority	176
EMIOCN	0xAA	External Memory Interface Control	199
FLKEY	0xB7	Flash Lock and Key	195
FLSCL	0xB6	Flash Scale	196
ICYCST	0xD2	Current Limiter Status	109
IE	0xA8	Interrupt Enable	171
IP	0xB8	Interrupt Priority	172
IPKCN	0xA0	Peak Current Detector Control	108
IT01CF	0xE4	INT0/ENABLE Configuration	177
LEBCN	0xD6	Leading Edge Blanking Control	109

Table 15.2. Special Function Register List (Continued)



Register	Address	Description	Page
OCPCN	0xD7	Overcurrent Protection Control	109
ONESHOT	0xAF	Flash Oneshot Period	197
OSCICL	0xB3	Internal Oscillator Calibration	218
OSCICN	0xB2	Internal Oscillator Control	218
OSCLCN	0x9C	Low Frequency Oscillator Control	217
OSCXCN	0xB1	External Oscillator Control	219
P0	0x80	Port 0 Latch	209
P0MDOUT	0xA4	Port 0 Output Mode Configuration	209
P0ODEN	0xB0	Port 0 Overdrive	208
P0SKIP	0xD4	Port 0 Skip	210
P1	0x90	Port 1 Latch	210
P1MDIN	0xF2	Port 1 Input Mode Configuration	211
P1MDOUT	0xA5	Port 1 Output Mode Configuration	210
P1SKIP	0xD5	Port 1 Skip	210
PCA0CN	0xD8	PCA 0 Control	279
PCA0CPH0	0xFC	PCA Capture 0	282
PCA0CPH1	0xEA	PCA Capture 1	282
PCA0CPH2	0xEC	PCA Capture 2	282
PCA0CPL0	0xFB	PCA Capture 0	282
PCA0CPL1	0xE9	PCA Capture 1 Low	282
PCA0CPL2	0xEB	PCA Capture 2	282
PCA0CPM0	0xDA	PCA Module 0 Mode	281
PCA0CPM1	0xDB	PCA Module 1 Mode	281
PCA0CPM2	0xDC	PCA Module 2 Mode	281
PCA0H	0xFA	PCA Counter High	282
PCA0L	0xF9	PCA Counter Low	282
PCA0MD	0xD9	PCA Mode	280
PCON	0x87	Power Control	158
PFE0CN	0xE3	Prefetch Engine Control	179
PIDA0CN	0xDD	PID Filter Coefficient A0	102
PIDA1CN	0xED	PID Filter Coefficient A1	101
PIDA2CN	0xEE	PID Filter Coefficient A2	102
PIDA3CN	0xE5	PID Filter Coefficient A3	102
PIDCN	0xCE	PID Filter Control	103
PIDDECCN	0xDE	SINC Filter Decimation Ratio	102
PIDKDCN	0xF5	PID Filter Coefficient KD	101
PIDKICN	0xF4	PID Filter Coefficient KI	101
PIDKPCN	0xF3	PID Filter Coefficient KP	101
PIDUN	0xCF	DSP Filter Output u(n)	103

Table 15.2. Special Function Register List (Continued)



Register	Address	Description	Page
PLLCN	0xB9	PLL Control	219
PSCTL	0x8F	Program Store R/W Control	195
PSW	0xD0	Program Status Word	156
REF0CN	0xD1	Voltage Reference Control	142
REFDAC0H	0x97	REFDAC High Byte Data	49
REFDAC0L	0x96	REFDAC Low Byte Data	50
REFDACMD	0xF1	REFDAC Mode	50
RSTSRC	0xEF	Reset Source Configuration/Status	189
SBUF0	0x99	UART0 Data Buffer	245
SCON0	0x98	UART0 Control	244
SMB0CF	0xC1	SMBus Configuration	227
SMB0CN	0xC0	SMBus Control	229
SMB0DAT	0xC2	SMBus Data	231
SP	0x81	SP 0x81 Stack Pointer117	155
TCON	0x88	Timer/Counter Control	254
TH0	0x8C	Timer/Counter 0 High	257
TH1	0x8D	Timer/Counter 1 High	257
TL0	0x8A	Timer/Counter 0 Low	257
TL1	0x8B	Timer/Counter 1 Low	257
TMOD	0x89	Timer/Counter Mode	255
TMR2CN	0xC8	Timer/Counter 2 Control	260
TMR2H	0xCD	Timer/Counter 2 High	261
TMR2L	0xCC	Timer/Counter 2 Low	261
TMR2RLH	0xCB	Timer/Counter 2 Reload High	261
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	261
TMR3CN	0x91	Timer/Counter 3Control	264
TMR3H	0x95	Timer/Counter 3 High	265
TMR3L	0x94	Timer/Counter 3 Low	265
TMR3RLH	0x93	Timer/Counter 3 Reload High	265
TMR3RLL	0x92	Timer/Counter 3 Reload Low	265
TRDETCN	0xD3	Transient Detector Control	94
VDM0CN	0xFF	VDD Monitor Control	187
XBAR0	0xE1	Port I/O Crossbar Control	206
XBAR1	0xE2	Port I/O Crossbar Control	207

Table 15.2. Special Function Register List (Continued)



Register	Address	ss Description		
		ADC0 SFRs		
ADC0ASCN	0x40	Autoscan Control	89	
AIN0/VINGTH	0x0C	AIN0/VIN High Limit Detector High Byte	76	
AIN0/VINGTL	0x0D	AIN0/VIN High Limit Detector Low Byte	76	
AIN0/VINH	0x0A	AIN0/VIN Data High Byte	75	
AIN0/VINL	0x0B	AIN0/VIN Data Low Byte	76	
AIN0/VINLTH	0x0E	AIN0/VIN Low Limit Detector High Byte	76	
AIN0/VINLTL	0x0F	AIN0/VIN Low Limit Detector Low Byte	77	
AIN1GTH	0x12	AIN1 High Limit Detector High Byte	77	
AIN1GTL	0x13	AIN1 High Limit Detector Low Byte	78	
AIN1H	0x10	AIN1 Data High Byte	77	
AIN1L	0x11	AIN1 Data Low Byte	77	
AIN1LTH	0x14	AIN1 Low Limit Detector High Byte	78	
AIN1LTL	0x15	AIN1 Low Limit Detector Low Byte	78	
AIN2GTH	0x18	AIN2 High Limit Detector High Byte	79	
AIN2GTL	0x19	AIN2 High Limit Detector Low Byte	79	
AIN2H	0x16	AIN2 Data High Byte	78	
AIN2L	0x17	AIN2 Data Low Byte	79	
AIN2LTH	0x1A	AIN2 Low Limit Detector High Byte	79	
AIN2LTL	0x1B	AIN2 Low Limit Detector Low Byte	80	
AIN3GTH	0x1E	AIN3 High Limit Detector High Byte	80	
AIN3GTL	0x1F	AIN3 High Limit Detector Low Byte	81	
AIN3H	0x1C	AIN3 Data High Byte	80	
AIN3L	0x1D	AIN3 Data Low Byte	80	
AIN3LTH	0x20	AIN3 Low Limit Detector High Byte	81	
AIN3LTL	0x21	AIN3 Low Limit Detector Low Byte	81	
AIN4GTH	0x24	AIN4 High Limit Detector High Byte	82	
AIN4GTL	0x25	AIN4 High Limit Detector Low Byte	82	
AIN4H	0x22	AIN4 Data High Byte	81	
AIN4L	0x23	AIN4 Data Low Byte	82	
AIN4LTH	0x26	AIN4 Low Limit Detector High Byte	82	
AIN4LTL	0x27	AIN4 Low Limit Detector Low Byte	83	
AIN5GTH	0x2A	AIN5 High Limit Detector High Byte	83	
AIN5GTL	0x2B	AIN5 High Limit Detector Low Byte	84	
AIN5H	0x28	AIN5 Data High Byte	83	
AIN5L	0x29	AIN5 Data Low Byte	83	
AIN5LTH	0x2C	AIN5 Low Limit Detector High Byte	84	
AIN5LTL	0x2D	AIN5 Low Limit Detector Low Byte	84	

Table 15.3. Special Function Indirect Register List



AIN7GTH

AIN7GTL

AIN7H

AIN7L

AIN7LTH

AIN7LTL

TEMPGTH

TEMPGTL

TEMPH

TEMPL

TEMPLTH

TEMPLTL

TS01CN

TS23CN

TS45CN

TS67CN

VSENSEGTH

VSENSEGTL

VSENSEH

VSENSEL

VSENSELTH

VSENSELTL

DPWMCN

DPWMOUT

DPWMTLCD0

DPWMTLCD1

DPWMTLCD2

DPWMTLCD3

DPWMTLGT0

DPWMTLGT1

DPWMTLGT2

DPWMTLGT3

0x36

0x37

0x34

0x35

0x38

0x39

0x3C

0x3D

0x3A

0x3B

0x3E

0x3F

0x00

0x01

0x02

0x03

0x06 0x07

0x04

0x05

0x08

0x09

0x00

0x2C

0x28

0x29

0x2A

0x2B

0x20

0x22

0x24

0x26

Register	Address	Description	Page
AIN6GTH	0x30	AIN6 High Limit Detector High Byte	85
AIN6GTL	0x31	AIN6 High Limit Detector Low Byte	85
AIN6H	0x2E	AIN6 Data High Byte	84
AIN6L	0x2F	AIN6 Data Low Byte	85
AIN6LTH	0x32	AIN6 Low Limit Detector High Byte	85
AIN6LTL	0x33	AIN6 Low Limit Detector Low Byte	86

AIN7 Data High Byte

AIN7 Data Low Byte

TEMP Data High Byte

TEMP Data Low Byte

Timeslot 0.1 Control

Timeslot 2,3 Control Timeslot 4,5 Control

Timeslot 6,7 Control

VSENSE Data High Byte

VSENSE Data Low Byte

DPWM SFRs

DPWM PH Output States

Trim and Limit Data 0

Trim and Limit Data 1

Trim and Limit Data 2

Trim and Limit Data 3

Trim and Limit High Limit 0

Trim and Limit High Limit 1

Trim and Limit High Limit 2

Trim and Limit High Limit 3

DPWM Control

AIN7 High Limit Detector High Byte

AIN7 High Limit Detector Low Byte

AIN7 Low Limit Detector High Byte

AIN7 Low Limit Detector Low Byte

TEMP High Limit Detector High Byte

TEMP High Limit Detector Low Byte

TEMP Low Limit Detector High Byte

TEMP Low Limit Detector Low Byte

VSENSE High Limit Detector High Byte

VSENSE High Limit Detector Low Byte

VSENSE Low Limit Detector High Byte

VSENSE Low Limit Detector Low Byte

Table 15.3. Special Function Indirect Register List (Continued)



86

87

86

86

87

87

88

88

87

88

88

89

73

73

73

74 74

75

74

74

75

75

123

123

123

123

124

124

136

136

137

137

Register	Address	Description	Page
DPWMTLLT0	0x1F	Trim and Limit Low Limit 0	136
DPWMTLLT1	0x21	Trim and Limit Low Limit 1	136
DPWMTLLT2	0x23	Trim and Limit Low Limit 2	137
DPWMTLLT3	0x25	Trim and Limit Low Limit 3	137
DPWMULOCK	0x27	Symmetry Lock Control	123
ENABX_OUT	0x03	ENABLE Input OFF PH Shutdown States	126
OCP_OUT	0x04	OCP PH Shutdown States	127
PH_POL	0x02	Initial Phase Polarity Control	126
PH1_CNTL0	0x07	PH1 Leading Edge Control 1	129
PH1_CNTL1	0x08	PH1 Leading Edge Control 2	129
PH1_CNTL2	0x09	PH1 Trailing Edge Control 1	130
PH1_CNTL3	0x0A	PH1 Trailing Edge Control 2	130
PH2_CNTL0	0x0B	PH2 Leading Edge Control 1	131
PH2_CNTL1	0x0C	PH2 Leading Edge Control 2	131
PH2_CNTL2	0x0D	PH2Trailing Edge Control 1	131
PH2_CNTL3	0x0E	PH2 Trailing Edge Control 2	131
PH3_CNTL0	0x0F	PH3 Leading Edge Control 1	132
PH3_CNTL1	0x10	PH3 Leading Edge Control 2	132
PH3_CNTL2	0x11	PH3 Trailing Edge Control 1	132
PH3_CNTL3	0x12	PH3 Trailing Edge Control 2	132
PH4_CNTL0	0x13	PH4 Leading Edge Control 1	133
PH4_CNTL1	0x14	PH4 Leading Edge Control 2	133
PH4_CNTL2	0x15	PH4 Trailing Edge Control 1	133
PH4_CNTL3	0x16	PH4 Trailing Edge Control 2	133
PH5_CNTL0	0x17	PH5 Leading Edge Control 1	134
PH5_CNTL1	0x18	PH5 Leading Edge Control 2	134
PH5_CNTL2	0x19	PH5 Trailing Edge Control 1	134
PH5_CNTL3	0x1A	PH5 Trailing Edge Control 2	134
PH6_CNTL0	0x1B	PH6 Leading Edge Control 1	135
PH6_CNTL1	0x1C	PH6 Leading Edge Control 2	135
PH6_CNTL2	0x1D	PH6 Trailing Edge Control 1	135
PH6_CNTL3	0x1E	PH6 Trailing Edge Control 2	135
SW_CYC	0x01	Switching Cycle Length Control	126
SWBP_OUT	0x05	Software Bypass PH Shutdown States	127
SWBP_OUTEN	0x06	Software Bypass PH Enables	128

Table 15.3. Special Function Indirect Register List (Continued)



15.7. Interrupt Handler

The Si8250/1/2 family includes an extended interrupt system supporting a total of 23 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-less of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in the Interrupt Enable and Extended Interrupt Enable SFRs. However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings. Note that interrupts which occur when the EA bit is set to logic 0 will be held in a pending state and will not be serviced until the EA bit is set back to logic 1.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

15.8. System Management Processor Interrupt Sources and Vectors

Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. Interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 15.4. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

15.9. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate. (See Table 15.4.)



Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit Addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	N/A	N/A
External (INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
OCP	0x000B	1	OCPIRQ (OCPCN.7)	Ν	Y	EOCP (IE.1)	POCP (IP.1)
AIN0/VIN	0x0013	2	AIN0VINIRQ (ADC0LM0.0)	N	Y	EAIN0/VIN (IE.2)	PAIN0/VIN (IP.2)
UART0*	0x001B	3	RI0 (SCON0.0) TI0 (SCON0.1)	Y	N	ES0 (IE.3)	PS0 (IP.3)
Transient Detector	0x0023	4	TRIIRQ (TRDETCN.6)	Ν	Ν	ETRDET (IE.4)	PTRDET (IP.4)
Comparator0*	0x002B	5	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	Ν	N	ECP0 (IE.5)	PCP0 (IP.5)
ENABLE	0x0033	6	ENABX (TCON.3)	Y	Y	EEN (IE.6)	PEN(IP.6)
ICYC Limit	0x003B	7	ICYCIRQ (IPKCN.6)	Ν		EICYC (EIE1.0)	PICYC (EIP1.0)
ADCOWINT	0x0043	8	ADC0WINT (ADC0CN.3)	Y	N	EWADC0 (EIE1.1)	PWADC0 (EIP1.1)
End of Switching Frame	0x004B	9	EOFINT (DPWMCNTL.0)	Y	Y	EEOF (EIE1.2)	PEOF (EIP1.2)
ADC0 End of Conversion	0x0053	10	ADC0INT (ADCOCN.5)	Y	N	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Scheduler (Timer0)	0x005B	11	TF0 (TCON.5)	Y	Y	ET0 (EIE1.4)	PT0 (EIP1.4)
VSENSE	0x0063	12	VSENSEIRQ (ADC0LM1.0)	N	N	EVSENSE (EIE1.5)	PVSENSE (EIP1.5)
AIN1	0x006B	13	AIN1IRQ (ADC0LM0.0)	Ν	Ν	EAIN1 (EIE1.6)	PAIN1 (EIP1.6)
Programmable Counter Array	0x0073	14	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.7)	PPCA0 (EIP1.7)
Timer 1	0x007B	15	TF1 (TCON.7)	Y	Y	ET1 (EIE2.0)	PT1 (EIP2.0)
AIN2	0x0083	16	AIN2IRQ (ADC0LM0.2)	Ν	Ν	EAIN2 (EIE2.1)	PAIN2 (EIP2.1)
Timer 3	0x008B	17	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	Ν	Y	ET3 (EIE2.2)	PT3 (EIP2.2)
AIN3- AIN7, Temp Sensor	0x0093	18	AIN3IRQ-AIN7IRQ (ADC0LM0.73) TEMPIRQ (ADC0LM1.1)	N	N	EAIN37TMP (EIE2.3)	PAIN37TMP (EIP2.3)
ADC1 End of Conversion	0x009B	19	EOC1IRQ (ADC1CN.6)	N	N	EADC1 (EIE2.4)	PADC1 (EIP2.4)
Timer 2	0x00A3	20	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	Y	ET2 (EIE2.5)	PT2 (EIP2.5)
I2C Port	0x00AB	21	SI (SMB0CN.0)	Y	N	ESMB0 (EIE2.6)	PSMB0 (EIP2.6)
*Note: These interrupts also	o act as wake-up	sources fron	n Stop mode.				



15.10. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 7 system clock cycles: 1 clock cycle to detect the interrupt, 1 clock cycle to execute a single instruction, and 5 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 19 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 5 clock cycles to execute the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

15.11. External (INTO) and ENABLE Interrupts

The INTO and ENABLE interrupts interrupt sources are configurable as active high or low, edge or level sensitive. The INOPL (INTO Polarity) and ENINTPL (ENABLE Input Polarity) bits in the ITO1CF register select active high or active low; the ITO and IT1 bits in TCON select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	INT0 Interrupt
1	0	Active Low, Edge Sensitive
1	1	Active High, Edge Sensitive
0	0	Active Low, Level Sensitive
0	1	Active High, Level Sensitive

IT1	ENINTPL	ENABLE Input Interrupt
1	0	Active Low, Edge Sensitive
1	1	Active High, Edge Sensitive
0	0	Active Low, Level Sensitive
0	1	Active High, Level Sensitive

INTO and ENABLE are assigned to Port pins as defined in the IT01CF register. Note that **INTO** and ENBLINT Port pin assignments are independent of any Crossbar assignments. **INTO** and ENABLE will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to INTO and/or ENABLE, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section **"21.1. Priority Crossbar Decoder"** on page **203** for complete details on configuring the Crossbar).

IE0 (TCON.1) and ENABX (TCON.3) serve as the interrupt-pending flags for the INTO and ENABLE interrupts, respectively. If an INTO or ENABLE interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (INOPL or ENINTPL); the flag remains logic 0 while the input is inactive. The interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.



15.12. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority levels are described below. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	ENINT	ECP0	ETRDET	ES0	EAIN0/VIN	EOCP	EX0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable
							SFR Addres	s: 0xA8
Bit 7:	EA: Enabl interrupt n 0: Global 1: Enable	le All. Thi nask setti interrupts each inte	s bit globally ngs. disabled. errupt accore	v enables	/disables all in mask setting.	terrupts. It o	verrides the	individual
Bit 6:	ENINT: Ex 0: Externa 1: Externa	kternal Int al interrup al interrup	terrupt (ENA t disabled. t enabled.	BLE) En	able			
Bit 5:	ECP0: Comparator0 Interrupt Enable 0: Comparator0 interrupt disabled. 1: Comparator0 interrupt enabled.							
Bit 4:	ETRDET: 0: Transie 1: Transie	Transien ent Detect ent Detect	t Detector In or interrupt or interrupt	iterrupt E disabled. enabled.	nable			
Bit 3:	ES0: Enal 0: UART i 1: Enable	ble UART nterrupt r UART in	⁻ Interrupt equests disa terrupt enab	abled. led.				
Bit 2:	EAIN0/VII 0: AIN0/V 1: AIN0/V	N: AIN0/V IN windov IN windov	<pre>/IN Window w detector ir w detector ir</pre>	Detector nterrupt d nterrupt e	Interrupt Enab isabled. nabled.	le		
Bit 1:	EOCP: Er 0: Overcu 1: Overcu	nable Ove rrent prot rrent prot	ercurrent Pro ection fault	otection F interrupt interrupt	ault Interrupt requests disab requests enabl	led. ed.		
Bit 0:	EX0: Exte 0: Externa 1: Externa	ernal Inter al interrup al interrup	rupt (INT0) t disabled. t enabled.	Enable				

SFR Definition 15.1. IE: Interrupt Enable



	SFR Definition	15.2. IP:	: Interrupt	t Priority
--	----------------	-----------	-------------	------------

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	PENAB	PCP0	PTRDET	PS0	PAIN0/VIN	POCP	PINT0	10000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable		
	SFR Address: 0xB8									
Bit 7:	Unused.									
Bit 6:	PENAB: E: 0: External 1: External	xternal Interrupt i interrupt i interrupt i	errupt (ENA s set to low s set to higl	BLE) Priori priority leven priority lev	ty Control el. /el.					
Bit 5:	PCP0: Cor 0: Compara 1: Compara	mparator0 ator0 inter ator0 inter	Interrupt Pr rupt is set to rupt is set to	iority Contro low priorit high priori	ol. y level. ty level.					
Bit 4:	PTRDET: Transient Detector Interrupt Priority Control 0: Transient Detector interrupt is set to low priority level. 1: Transient Detector interrupt is set to high priority level.									
Bit 3:	PS0: Enab 0: UART in 1: UART in	le UART I iterrupt is a iterrupt is a	nterrupt Pric set to low pr set to high p	ority Contro riority level. priority level	I					
Bit 2:	PAINO/VIN: AINO/VIN Window Detector Interrupt Priority Control 0: AINO/VIN window detector interrupt is set to low priority level. 1: AINO/VIN window detector interrupt is set to high priority level.									
Bit 1:	POCP: Ena 0: Disable 1: Enable o	able Over overcurrer overcurrer	current Protection at protection t protection	ection Fault fault is set fault interru	t Interrupt Prior to low priority upt is set to hig	ity Control level. h priority le	evel.			
Bit 0:	PINT0: Ena 0: External 1: External	able Exter Interrupt Interrupt	nal Interrup is set to low is set to higl	t (INT0) Inte priority lev n priority lev	errupt Priority C el. vel.	Control				



SFR Definition 15.3. EIE1: Extended Interrupt Enable 1

								Depart \/alive
		EVSENSE Dit E						
BI(/	BILO	BIt 5	BIt 4	BIT 3	BIT 2	BIUT		
							SFR Addres	S. UXEO
Bit 7:	EPCA0: En	able PCA0 In	terrupt En	able				
	0: PCA0 inte	errupt disable	ed.					
	1: PCA0 inte	errupt enable	d.					
Bit 6:	EAIN1: Ena	ble AIN0 Wir	dow Dete	ctor Interrup	t Enable			
2.001	0: AIN1 win	dow detector	interrupt of	lisabled.				
	1: AIN1 win	dow detector	interrupt e	enabled.				
Bit 5:	EVSENSE:	VSENSE WI	ndow Dete	ector Interru	ot Enable			
2.001	0: VSENSE	window dete	ctor interr	upt disabled				
	1: VSENSE	window dete	ctor interro	upt enabled				
Bit 4:	ET0: Timer) Interrupt En	able					
	0: Timer0 in	terrupt disab	led.					
	1: Timer0 in	terrupt enabl	ed.					
Bit 3:	EADC0: AD	C0 End-of-C	onversion	Interrupt Er	able			
	0: ADC0 EC	DC interrupt d	lisabled.					
	1: ADC0 EC	DC interrupt e	nabled.					
Bit 2:	EEOF: DPV	VM End-of-Fr	ame Interr	upt Enable				
	0: DPWM E	nd-of-frame i	nterrupt di	sabled.				
	1: DPWM E	nd-of-frame i	nterrupt er	nabled.				
Bit 1:	EWADC0: A	ADC0 Window	v Detector	Enable				
	0: ADC0 Wi	ndow detecto	or disabled					
	1: ADC0 Wi	ndow detecto	or enabled					
Bit 0:	EICYC: Pea	ak Current De	etector Inte	rrupt Enable	е			
	0: Peak cur	rent detector	interrupt d	isabled.				
	1: Peak cur	rent detector	interrupt e	nabled.				



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PPCAC	PAIN1	PVSENSE	PT0	PADC0	PEOF	PWADC0	PICYC	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	0 50
						ę	SFR Addres	s: 0xF6
Bit 7:	PPCA0: En 0: PCA0 int 1: PCA0 int	able PCA0 In errupt is set t errupt is set t	terrupt Pri o low prior o high pric	ority Contro ity. prity.	I			
Bit 6:	PAIN1: Ena 0: AIN1 win 1: AIN1 win	ble AIN0 Win dow detector dow detector	dow Dete interrupt i interrupt i	ctor Interrup s set to low s set to high	t Priority C priority. priority.	ontrol		
Bit 5:	 PVSENSE: VSENSE Window Detector Interrupt Priority Control 0: VSENSE window detector interrupt is set to low priority. 1: VSENSE window detector interrupt is set to high priority. 							
Bit 4:	PT0: Timer0 Interrupt Priority Control 0: Timer0 interrupt is set to low priority. 1: Timer0 interrupt is set to high priority.							
Bit 3:	 PADC0: ADC0 End-of-Conversion Interrupt Priority Control 0: ADC0 EOC interrupt is set to low priority. 1: ADC0 EOC interrupt is set to high priority. 							
Bit 2:	PEOF: DPWM End-of-Frame Interrupt Priority Control 0: DPWM End-of-frame interrupt is set to low priority. 1: DPWM End-of-frame interrupt is set to high priority.							
Bit 1:	PWADC0: ADC0 Window Detector Interrupt Priority Control 0: ADC0 Window detector is set to low priority. 1: ADC0 Window detector is set to high priority.							
Bit 0:	PICYC: Pea 0: Peak cur 1: Peak cur	ak Current De rent detector rent detector	etector Inte interrupt is interrupt is	errupt Priorit s set to low s set to high	y Control priority. priority.			

SFR Definition 15.4. EIP1: Extended Interrupt Priority 1



Si8250/1/2

SFR Definition 15.5. EIE2: Extended Interrupt Enable 2

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
_	ESMB0	ET2	EADC1	EAIN37TMP	ET3	EAIN2	ET1	0000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-			
	SFR Address: 0xE7										
Bit 7:	Unused										
Bit 6:	ESMB0: SMBus Interrupt Enable 0: SMBus interrupt disabled. 1: SMBus interrupt enabled.										
Bit 5:	ET2: Timer 0: Timer 2 1: Timer 2	2 Interrup interrupt d interrupt e	ot Enable isabled. nabled.								
Bit 4:	EADC1: ADC1 End-of-Conversion Interrupt Enable 0: ADC1 End-of-conversion interrupt disabled. 1: ADC1 End-of-conversion interrupt enabled.										
Bit 3:	EAIN37TMP: Enable AIN3 to AIN7 and Temperature Sensor Interrupt 0: AIN37TMP interrupt disabled. 1: AIN37TMP interrupt enabled.										
Bit 2:	ET3: Timer 3 Interrupt Enable 0: Timer 3 interrupt disabled. 1: Timer 3 interrupt enabled.										
Bit 1:	EAIN2: AIN2 Window Interrupt Enable 0: AIN2 window interrupt disabled. 1: AIN2 window interrupt enabled.										
Bit 0:	ET1: Timer 1 Interrupt Enable 0: Timer 1 interrupt disabled. 1: Timer 1 interrupt enabled.										



SFR Definition 15.6. EIP2: Extended Interrupt Priority 2

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	PSMB0	PT2	PADC1	PAIN37TMP	PT3	PAIN2	PT1	0000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	SFR Address: 0xF7										
Bit 7:	Unused.										
Bit 6:	PSMB0: SI 0: SMBus i 1: SMBus i	MBus Inte interrupt se interrupt se	rrupt Prior et to low p et to high	ity Control riority. oriority.							
Bit 5:	PT2: Timer 2 Interrupt Priority Control 0: Timer 2 interrupt set to low priority. 1: Timer 2 interrupt set to high priority.										
Bit 4:	PADC1: ADC1 End-of-Conversion Interrupt Priority Control 0: ADC1 End-of-conversion interrupt set to low priority. 1: ADC1 End-of-conversion interrupt set to high priority.										
Bit 3:	PAIN37TMP: Enable AIN3 to AIN7 and Temperature Sensor Interrupt Priority Control 0: AIN37TMP interrupt set to low priority. 1: AIN37TMP interrupt set to high priority.										
Bit 2:	 PT3: Timer 3 Interrupt Priority Control 0: Timer 3 interrupt set to low priority. 1: Timer 3 interrupt set to high priority. 										
Bit 1:	PAIN2: AIN2 Window Interrupt Priority Control 0: AIN2 window interrupt set to low priority. 1: AIN2 window interrupt set to high priority.										
Bit 0:	PT1: Timer 1 Interrupt Priority Control 0: Timer 1 interrupt set to low priority. 1: Timer 1 interrupt set to high priority.										



SFR Definition 15.7. IT01CF: INT0/ENABLE Input Configuration

								Depart \/alua		
							Dit 0			
Bit /	BILO	BILD	BIT 4	BIt 3	BIT 2		BIL U			
SFK Address: UXE4										
NOTE: RELET TO SER DETINITION 25.1. I CONTINUE CONTROL ON PAGE 254 FOR INTU/ENABLE EDGE- OF LEVEL-										
Scholaven										
Bit 7		BI F Inp	ut Interrupt F	Polarity						
Dit I .	0: ENABLE Inc	ut is acti	ve low.	olarity						
	1: ENABLE input is active high.									
Rite 6 1	ENINTSI [2:0]: ENINT Dart Din Salaction Bite									
Dits 0-4.	These hits sole	ct which	Port nin is a	scion Dits		lote that thi	ie nin aeein	nment is		
	independent of	the Cros	shar [.] ENAR	lissigned to	nitor the as	signed Port	nin withou	t disturbina		
	the peripheral i	hat has l	een assian	ed the Port	nin via the	Crossbar 1	The Crossh	ar will not		
	assign the Port	nin to a i	perinheral if	it is configu	red to skin t	the selected	nin (accor	nnlished by		
	setting to '1' the	e corresp	ondina bit ir	n register P	0SKIP).			inplicition by		
	ootting to 1 th	001100p	enang bit i	i logiotor i	oorar).					
	ENINTSL[2:0]	ENA	BLE Port Pin							
	000		P0.0							
	001		P0.1							
	010		P0.2							
	011		P0.3							
	100		P0.4							
	101		P0.5							
	110		P0.6							
	111		P0.7							
Bit 3:	INOPL: INTO P	olarity								
	0: INTO interrul	ot is activ	e low.							
	1: IN I 0 interru	ot is activ	e high.							
Bits 2-0:	<u>INT0</u> SL[2:0]: IN	IT0 Port	Pin Selectio	n bakshee	sh bits seleo	ct which Po	<u>rt pi</u> n is ass	signed to		
	INT0. Note that	t this pin	assignment	is indepen	dent of the	Crossbar; II	NT0 will mo	onitor the		
	assigned Port	oin witho	ut disturbing	the periph	eral that ha	s been assi	gned the P	ort pin via		
	the Crossbar.	The Cros	sbar will not	assign the	Port pin to	a periphera	I if it is con	figured to		
	skip the selecte	ed pin (ad	complished	by setting	to '1' the co	prresponding	g bit in regi	ster		
	POSKIP).									
			0 Port Pin							
	000		P0.0							
	001		P0.1							
	010		P0.2							
	011		P0.3							
	100	1	P0.4							
	101	1	P0.5							
	110		P0.6							
	111		P0.7							
				—						



Si8250/1/2

NOTES:



16. Prefetch Engine

The Si8250/1/2 family of devices incorporate a 2-byte prefetch engine. Due to Flash access time specifications, the prefetch engine is necessary for full-speed (50 MHz) code execution. Instructions are read from Flash memory two bytes at a time by the prefetch engine, and given to the CIP-51 processor core to execute. When running linear code (code without any jumps or branches), the prefetch engine allows instructions to be executed at full speed. When a code branch occurs, the processor may be stalled for up to two clock cycles while the next set of code bytes is retrieved from Flash memory. The FLRT bit (FLSCL.4) determines how many clock cycles are used to read each set of two code bytes from Flash. When operating from a system clock of 25 MHz or less, the FLRT bit should be set to '0' so that the prefetch engine takes only one clock cycle for each read. When operating with a system clock of greater than 25 MHz (up to 50 MHz), the FLRT bit should be set to '1' so that each prefetch code read lasts for two clock cycles.

		D/M						Posot Valuo			
				—		—					
—		PFEN	—	—	—		FLBWE	00100000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	SFR Address: 0xE3										
Bits 7-6: Unused. Read = 00b; Write = Don't Care Bit 5: PFEN: Prefetch Enable. This bit enables the prefetch engine. 0: Prefetch engine is disabled. 1: Prefetch engine is enabled.											
Bits 4-1:	Unused. Rea	ad = 0000b;	Write = Do	n't Care							
 Bit 0: FLBWE: Flash Block Write Enable. This bit allows block writes to Flash memory from software. 0: Each byte of a software Flash write is written individually. 1: Flash bytes are written in groups of two. 											
Note: The prefetch engine should be disabled when changes to FLRT are made. See Section "19. Flash Memory" on page 191.											

SFR Definition 16.1. PFE0CN: Prefetch Engine Control



Si8250/1/2

NOTES:


17. Cyclic Redundancy Check Unit (CRC0)

Si8250/1/2 devices include a cyclic redundancy check unit (CRC0) that can perform a CRC using a 16-bit or 32-bit polynomial. CRC0 accepts a stream of 8-bit data written to the CRC0IN register. CRC0 posts the 16-bit or 32-bit result to an internal register. The internal result register may be accessed indirectly using the CRC0PNT bits and CRC0DAT register, as shown in Figure 17.1. CRC0 also has a bit reverse register for quick data manipulation.



Figure 17.1. CRC0 Block Diagram

17.1. Preparing for a CRC Calculation

To prepare CRC0 for a CRC calculation, software should select the desired polynomial and set the initial value of the result. Two polynomials are available: 0x1021 (16-bit) and 0x04C11DB7 (32-bit). The CRC0 result may be initialized to one of two values: 0x00000000 or 0xFFFFFFFF. The following steps can be used to initialize CRC0:

- Step 1. Step 1. Select a polynomial (Set CRC0SEL to '0' for 16-bit or '1' for 32-bit).
- Step 2. Step 2. Select the initial result value (Set CRC0VAL to '0' for 0x00000000 or '1' for 0xFFFFFFF).
- Step 3. Step 3. Set the result to its initial value (Write '1' to CRC0INIT).

17.2. Performing a CRC Calculation

Once CRC0 is initialized, the input data stream is sequentially written to CRC0IN, one byte at a time. The CRC0 result is automatically updated after each byte is written.

17.3. Accessing the CRC0 Result

The internal CRC0 result is 16-bits (CRC0SEL = 0b) or 32-bits (CRC0SEL = 1b). The CRC0PNT bits select the byte that is targeted by read and write operations on CRC0DAT. The calculation result will remain in the internal CR0 result register until it is set, overwritten, or additional data is written to CRC0IN.



17.4. CRC0 Bit Reverse Feature

CRC0 includes hardware to reverse the bit order of each bit in a byte as shown in Figure 17.2. Each byte of data written to CRC0FLIP is read back bit reversed. For example, if 0xC0 is written to CRC0FLIP, the data read back is 0x03. Bit reversal is a useful mathematical function used in algorithms such as the FFT.



Figure 17.2. Bit Reverse Register



SFR Definition 17.1. CRC0CN: CRC0 Control

_	_	_	R/W	W	R/W	R/W	R/W	Reset Value		
		_	CRC0SEL	CRC0INIT	CRC0VAL	CRC0PNT1	CRC0PNT0	00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_		
							SFR Address	: 0x84		
Bits 7–5:	UNUSED	. Read =	0b. Write =	don't care.						
Bit 4:	CRC0SE 0: CRC0 1: CRC0	L: CRC0 uses the uses the	Polynomial 16-bit polyn 32-bit polyn	Select Bit omial 0x102 omial 0x040	21 for calcul C11DB7 for	ating the CRC calculating the	C result. e CRC result			
Bit 3:	CRC0INI Writing a	T: CRC0 '1' to this	Result Initial bit initializes	ization Bit s the entire	CRC result	based on CR	C0VAL.			
Bit 2:	CRC0VAL: CRC0 Set Value Select Bit This bit selects the set value of the CRC result. 0: CRC result is set to 0x00000000 on write of '1' to CRC0INIT. 1: CRC result is set to 0xFFFFFFFF on write of '1' to CRC0INIT.									
Bits 1–0:	 O: CRC0PNT[1:0]: CRC0 Result Pointer These bits specify which byte of the CRC result will be read/written on the next access to CRC0DAT. When CRC0SEL = 0: 00: CRC0DAT accesses bits 7-0 of the 16-bit CRC result. 01: CRC0DAT accesses bits 15-8 of the 16-bit CRC result. 10: CRC0DAT accesses bits 7-0 of the 16-bit CRC result. 11: CRC0DAT accesses bits 15-8 of the 16-bit CRC result. When CRC0SEL = 1: 00: CRC0DAT accesses bits 7-0 of the 32-bit CRC result. 01: CRC0DAT accesses bits 15-8 of the 32-bit CRC result. 11: CRC0DAT accesses bits 15-8 of the 32-bit CRC result. 11: CRC0DAT accesses bits 15-8 of the 32-bit CRC result. 11: CRC0DAT accesses bits 15-8 of the 32-bit CRC result. 11: CRC0DAT accesses bits 23-16 of the 32-bit CRC result. 11: CRC0DAT accesses bits 31-24 of the 32-bit CRC result. 									



SFR Definition 17.2. CRC0IN: CRC0 Data Input



SFR Definition 17.3. CRC0DAT: CRC0 Data Output



SFR Definition 17.4. CRC0FLIP: CRC0 Bit Flip





18. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution.
- Special Function Registers (SFRs) are initialized to their defined reset values.
- External Port pins are forced to a known state.
- Interrupts and timers are disabled.



Figure 18.1. Reset Sources

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For VDD Monitor and power-on resets, the RST pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to Section "22. Oscillators" on page 213 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (Section "26.2. Watchdog Timer Mode" on page 276 details the use of the Watchdog Timer). Program execution begins at location 0x0000.



18.1. Power-On Reset

During power-up, the device is held in a reset state and the \overrightarrow{RST} pin is driven low until VDD settles above VRST. A delay occurs before the device is released from reset; the delay decreases as the VDD ramp time increases (VDD ramp time is defined as how fast VDD ramps from 0 V to VRST). Figure 18.2 plots the power-on and VDD monitor reset timing. The maximum VDD ramp time is 1 ms; slower ramp times may cause the device to be released from reset before VDD reaches the VRST level. For ramp times less than 1 ms, the power-on reset delay (TPORDelay) is typically less than 0.3 ms.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to determine if a powerup was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset. The VDD monitor is enabled following a power-on reset.



Figure 18.2. Power-On and V_{DD} Monitor Reset Timing



18.2. Power-Fail Reset / V_{DD} Monitor

When a powerdown transition or power irregularity causes V_{DD} to drop below VRST, the power supply monitor will drive the RST pin low and hold the CIP-51 in a reset state (see Figure 18.2). When V_{DD} returns to a level above VRST, the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V_{DD} dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The V_{DD} monitor is enabled and selected as a reset source after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if the V_{DD} monitor is disabled by software, and a software reset is performed, the V_{DD} monitor will still be disabled after the reset. To protect the integrity of Flash contents, it is strongly recommended that the V_{DD} monitor remain enabled and selected as a reset source if software contains routines that erase or write Flash memory.

The V_{DD} monitor must be enabled before it is selected as a reset source. Selecting the V_{DD} monitor as a reset source before it is enabled and stabilized may cause a system reset. The procedure for re-enabling the V_{DD} monitor and configuring the V_{DD} monitor as a reset source is shown below:

- Step 1. Enable the V_{DD} monitor (VDMEN bit in VDM0CN = '1').
- Step 2. Wait for the V_{DD} monitor to stabilize (see Table 14.1 on page 161 for the V_{DD} Monitor turnon time). Note: This delay should be omitted if software contains routines that erase or write Flash memory.
- Step 3. Select the V_{DD} monitor as a reset source (PORSF bit in RSTSRC = '1').

5.44	5		_	_	-	_				
R/W	R L l (DDOTATI	—	к.	к.	к.	к.	к.	Reset Value		
VDMEN	VDDSTAT		reserved	reserved	reserved	reserved	reserved	1v000000*		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
							SFR Address	0xFF		
Bit 7:	 Bit 7: VDMEN: V_{DD} Monitor Enable. This bit turns the V_{DD} monitor circuit on/off. The V_{DD} Monitor cannot generate system resets until it is also selected as a reset source in register RSTSRC (SFR Definition 18.2). The V_{DD} Monitor must be allowed to stabilize before it is selected as a reset source. Selecting the V_{DD} monitor as a reset source before it has stabilized may generate a system reset. See Table 18.1 for the minimum V_{DD} Monitor turn-on time. 0: V_{DD} Monitor Disabled (default). 1: V_{DD} Monitor Enabled. 									
 Bit 6: VDDSTAT: V_{DD} Status. This bit indicates the current power supply status (V_{DD} Monitor output). 0: V_{DD} is at or below the V_{DD} monitor threshold. 1: V_{DD} is above the V_{DD} monitor threshold. 										
Bit 5: Unused.										
Bits 4–0:	Reserved. R	ead = Varia	able. Write =	= don't care						
*Note: Bit	*Note: Bit 6 will be initialized to 1 or 0 depending on the state of the VDD monitor output.									

SFR Definition 18.1. VDM0CN: V_{DD} Monitor Control



18.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 15.1 on page 161 for complete RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

18.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100 μ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the RST pin is unaffected by this reset.

18.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the RST pin is unaffected by this reset.

18.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "26.2. Watchdog Timer Mode" on page 276; the WDT is enabled and clocked by SYSCLK/12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the RST pin is unaffected by this reset.

18.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- Flash write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX write operation targets an address above address 0x7DFF.
- Flash read is attempted above user code space. This occurs when a MOVC operation targets an address above address 0x7DFF.
- Program read is attempted above user code space. This occurs when user code attempts to branch to an address above 0x7DFF.
- Flash read, write or erase attempt is restricted due to a Flash security setting.

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the RST pin is unaffected by this reset.

18.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the RST pin is unaffected by this reset.



SFR Definition 18.2. RSTSRC: Reset Source

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
—	FERROR	C0RSF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	SFR Address: 0xEF										
Note: So	ftware should	avoid read	modify wri	te instructio	ns when wri	ting values	to RSTSR	D.			
Bit 7:	Unused.										
Bit 6:	FERROR: Fla	ash Error Ind	dicator								
	0: Source of I	ast reset wa	as not a Fla	sh read/write	e/erase error						
	1: Source of I	ast reset wa	as a Flash r	ead/write/era	ase error.						
Bit 5:	CORSF: Com	parator0 Re	eset Enable	and Flag							
	0: Source of I	ast reset wa	as not Com	parator0.							
	1: Source of I	ast reset wa	as Compara	itor0.							
	Write:	nn is disabl	ed as a rese	et source							
	1: Comparato	or0 is enable	ed as a rese	et source.							
Bit 4:	SWRSF: Soft	ware Reset	Force and	Flag							
	Read:			a ta tha CM							
	1: Source of I	ast reset wa	as not a whi as a write to	the SWRSF	tor dil. bit.						
	Write:										
	0: No Effect	untorm recent									
Dit 2.		ystem reset	or Pocot El	20							
Dit J.	0: Source of I	ast reset wa	as not a wat	chdog timer	timeout.						
	1: Source of I	ast reset wa	as a watchd	og timer time	eout.						
Bit 2:	MCDRSF: Mi	ssing Clock	Detector								
	0: Source of I	ast reset wa	as not a mis	sina clock de	etector timec	out					
	1: Source of I	ast reset wa	as a missing	g clock detec	tor timeout.						
	Write:		alia a la la al								
	1: Missing clo	ock detector	is enabled:	forces a res	et if a missir	na clock con	dition is det	ected.			
Bit 1:	PORSF: Pow	er-On Rese	et Force and	l Flag		.9					
	This bit is set	any time a	power-on re	eset occurs.	Nriting this b	it enables o	r disables th	ie V _{DD} mon-			
	itor as a reset	t source. No	ote: Writing	1 to this bi	t before the	VDD monit	tor is enabl	ed and sta-			
	Read:	cause a sys	stem reset.	See registe		definition.					
	0: Last reset	was not a p	ower on or '	Vdd monitor	reset.						
	1: Last reset	was a powe	er on or Vdd	monitor rese	et.						
	0: VDD monit	or is not a r	eset source								
	1: VDD monit	or is a rese	t source.								
Bit 0:	PINRSF: HW	Reset Pin I	Flag								
	0: Source of I	ast reset wa	as not <u>RST.</u>								
		asi reset Wa	as 1101 RST.								



Table 18.1. Reset Electrical Characteristics

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
RST Output Low Voltage	I _{OL} = 8.5 mA, VDD = 2.5 V	—	_	TBD	V
RST Input High Voltage		0.7 x VDD	_	—	V
RST Input Low Voltage		—	_	0.3 x VDD	V
RST Input Pullup Current	RST = 0.0	—	25	TBD	μA
VDD POR Threshold		TBD	2.1	2.2	V
Missing Clock Detector Time- out	Time from last system clock rising edge to start of reset	TBD	250	TBD	μs
Reset Time Delay	Delay between release of any reset source and code execu- tion at location 0x0000	TBD	_	_	μs
Minimum \overline{RST} Low Time to Generate a System Reset		TBD	5.5		μs
VDD Monitor Turn-On Time		TBD		_	μs
VDD Monitor Supply Current			TBD	TBD	μA



19. Flash Memory

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a Flash write/erase operation.

19.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Laboratories or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see Section "27. C2 Interface" on page 283.

To ensure the integrity of Flash contents, it is strongly recommended that the on-chip V_{DD} Monitor be enabled in any system that includes code that writes and/or erases Flash memory from software.

19.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed.

19.1.2. FLASH Erase Procedure

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory) and writing the Flash key codes in sequence to the Flash Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. A byte location to be programmed should be erased before a new value is written. The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Set the PSEE bit (register PSCTL).
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Write the first key code to FLKEY: 0xA5.
- Step 5. Write the second key code to FLKEY: 0xF1.
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.
- Step 7. Clear the PSWE and PSEE bits.
- Step 8. Re-enable interrupts.



19.1.3. Flash Write Procedure

Bytes in Flash memory can be written one byte at a time, or in groups of two. The FLBWE bit in register PFE0CN controls whether a single byte or a block of two bytes is written to Flash during a write operation. When FLBWE is cleared to '0', the Flash will be written one byte at a time. When FLBWE is set to '1', the Flash will be written in two-byte blocks. Block writes are performed in the same amount of time as single-byte writes, which can save time when storing large amounts of data to Flash memory.

During a single-byte write to Flash, bytes are written individually, and a Flash write will be performed after each MOVX write instruction. The recommended procedure for writing Flash in single bytes is as follows:

- Step 1. Disable interrupts.
- Step 2. Clear the FLBWE bit (register PFE0CN) to select single-byte write mode.
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Clear the PSEE bit (register PSCTL).
- Step 5. Write the first key code to FLKEY: 0xA5.
- Step 6. Write the second key code to FLKEY: 0xF1.
- Step 7. Using the MOVX instruction, write a single data byte to the desired location within the 512byte sector.
- Step 8. Clear the PSWE bit.
- Step 9. Re-enable interrupts.

Steps 5–7 must be repeated for each byte to be written. For block Flash writes, the Flash write procedure is only performed after the last byte of each block is written with the MOVX write instruction. A Flash write block is two bytes long, from even addresses to odd addresses. Writes must be performed sequentially (i.e., addresses ending in 0b and 1b must be written in order). The Flash write will be performed following the MOVX write that targets the address ending in 1b. If a byte in the block does not need to be updated in Flash, it should be written to 0xFF. The recommended procedure for writing Flash in blocks is:

- Step 1. Disable interrupts.
- Step 2. Set the FLBWE bit (register PFE0CN) to select block write mode.
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Clear the PSEE bit (register PSCTL).
- Step 5. Write the first key code to FLKEY: 0xA5.
- Step 6. Write the second key code to FLKEY: 0xF1.
- Step 7. Using the MOVX instruction, write the first data byte to the even block location (ending in 0b).
- Step 8. Write the first key code to FLKEY: 0xA5.
- Step 9. Write the second key code to FLKEY: 0xF1.
- Step 10. Using the MOVX instruction, write the second data byte to the odd block location (ending in 1b).
- Step 11. Clear the PSWE bit.
- Step 12. Re-enable interrupts.

Steps 5–10 must be repeated for each block to be written.



19.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.

19.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the Flash memory; both PSWE and PSEE must be set to '1' before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where n is the 1's complement number represented by the Security Lock Byte. Note that the page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are '1') and locked when any other Flash pages are locked (any bit of the Lock Byte is '0'). See example below.



Figure 19.1. Flash Program Memory Map



The level of Flash security depends on the Flash access method. The three Flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages.

Accessing Flash from the C2 debug interface:

- Step 1. Any unlocked page may be read, written, or erased.
- Step 2. Locked pages cannot be read, written, or erased.
- Step 3. The page containing the Lock Byte may be read, written, or erased if it is unlocked.
- Step 4. Reading the contents of the Lock Byte is always permitted.
- Step 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is always permitted.
- Step 6. Unlocking Flash pages (changing '0's to '1's in the Lock Byte) requires the C2 Device Erase command,
- Step 7. which erases all Flash pages including the page containing the Lock Byte and the Lock Byte itself.
- Step 8. The Reserved Area cannot be read, written, or erased.

Accessing Flash from user firmware executing on an unlocked page:

- Step 1. Any unlocked page except the page containing the Lock Byte may be read, written, or erased.
- Step 2. Locked pages cannot be read, written, or erased.
- Step 3. The page containing the Lock Byte cannot be erased. It may be read or written only if it is unlocked.
- Step 4. Reading the contents of the Lock Byte is always permitted.
- Step 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is always permitted.
- Step 6. Unlocking Flash pages (changing '0's to '1's in the Lock Byte) is not permitted.
- Step 7. The Reserved Area cannot be read, written, or erased.

Any attempt to access the reserved area, or any other locked page, will result in a Flash Error device reset. Accessing Flash from user firmware executing on a locked page:

- Step 1. Any unlocked page except the page containing the Lock Byte may be read, written, or erased.
- Step 2. Any locked page except the page containing the Lock Byte may be read, written, or erased.
- Step 3. The page containing the Lock Byte cannot be erased. It may only be read or written.
- Step 4. Reading the contents of the Lock Byte is always permitted.
- Step 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is always permitted.
- Step 6. Unlocking Flash pages (changing '0's to '1's in the Lock Byte) is not permitted.
- Step 7. The Reserved Area cannot be read, written, or erased.

Any attempt to access the reserved area, or any other locked page, will result in a Flash Error device reset.





SFR Definition 19.1. PSCTL: Program Store R/W Control







19.4. Flash Timing

On reset, the Si8250/1/2 Flash timing is configured for operation with system clocks up to 25 MHz. If the system clock will not be increased above 25 MHz, then the Flash timing registers may be left at their reset value. For every Flash read or fetch, the system provides an internal Flash read strobe to the Flash memory. The Flash read strobe lasts for one or two system clock cycles, based on FLRT (FLSCL.4). If the system clock is greater than 25 MHz, the FLRT bit must be set to logic 1, otherwise data read or fetched from Flash may not represent the actual contents of Flash. When the Flash read strobe is asserted, Flash memory is active. When it is de-asserted, Flash memory is in a low power state. The Flash read strobe does not need to be asserted for longer than 80 ns in order for Flash read strobe width is limited by the system clocks greater than 12.5 MHz (but less than 25 MHz), the Flash read strobe is limited by a programmable one shot with a default period of 80 ns (1/12.5 MHz). This is a power saving feature that is very beneficial for very slow system clocks (e.g., 32.768 kHz where the system clock period is greater than 30,000 ns). For additional power savings, the one shot can be programmed to values less than 80 ns. The one shot can be trimmed according the equation in the ONESHOT register description.

SFR Definition 19.3. FLSCL: Flash Scale

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserved	d Reserved	Reserved	FLRT	Reserved	Reserved	Reserved	Reserved	00000011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
							SFR Address:	0xB6
Bits 7–5: Bit 4:	Reserved; m FLRT: Flash This bit shou speed.	iust be mair Read Time Ild be progra	ntained '0'. Control ammed to tl	he smallest	allowed val	ue, accordir	ng to the sys	stem clock
	0: SYSCLK 1: SYSCLK	<u><</u> 25 MHz (F <u><</u> 50 MHz (F	-lash read s -lash read s	strobe is on strobe is two	e system cl	ock). ocks).		
Bits 3–0:	Reserved; m	lust be mair	ntained '0'.					



SFR Definition 19.4. ONESHOT: Flash Oneshot Period



Table 19.1. Flash Electrical Characteristics

TA = -40 to +125 °C, VDD = 2.25 V - 2.75 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Elach Siza	Si8250	32768*	-	-	bytes
Flash Size	Si8251, Si8252	16384*	—	—	byles
Endurance		TBD	TBD	—	Erase/Write
Read Cycle Time		TBD	—	—	ns
Erase Cycle Time	50 MHz System Clock	TBD	-	TBD	ms
Write Cycle Time	50 MHz System Clock	TBD	-	TBD	μs
*Note: The last 512 bytes	of memory are reserved.				



Si8250/1/2

NOTES:



20. External RAM

The Si8250/1/2 devices include RAM mapped into the external data memory space. The Si8250/1/2 have 2048 bytes of XRAM. All of these address locations may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using MOVX indirect addressing mode. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN as shown in SFR Definition 20.1).

Note: The MOVX instruction is also used for writes to the Flash memory. See **Section "19. Flash Memory" on page 191** for details. The MOVX instruction accesses XRAM by default.

For a 16-bit MOVX operation (@DPTR), the upper 5-bits of the 16-bit external data memory address word are "don't cares." As a result, the RAM is mapped modulo style over the entire 64 kB external data memory address range. For example, the XRAM byte at address 0x0000 is shadowed at addresses 0x0800, 0x1000, 0x1800, 0x2000, etc. for a Si8250/1/2 device. This is a useful feature when performing a linear memory fill, because the address pointer does not have to be reset when reaching the RAM block bound-ary.

SFR Definition 20.1. EMI0CN: External Memory Interface Control





Si8250/1/2

NOTES:



21. Port Input/Output

Internal resources are available through 16 I/O pins. Port pins are organized as two byte-wide Ports. Each of the Port pins can be defined as general-purpose I/O (GPIO); Port pins P0.0–P1.7 can be assigned to the internal digital resources as shown below. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings. The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder. Registers XBAR0 and XBAR1 are used to select internal digital functions. Analog functions can be assigned to P1.0–P1.7 only. Port 0 pins are 5 V tolerant over the operating range of V_{DD} when configured as open-drain. The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (Registers P0MDOUT and P1MDOUT).



Figure 21.1. Port I/O Functional Block Diagram



Si8250/1/2



Figure 21.2. Port I/O Cell Block Diagram



21.1. Priority Crossbar Decoder

The Priority Crossbar Decoder assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which will be assigned to pins P0.4 and P0.5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input (Port 1 only), dedicated functions, or GPIO.

Important Note on Crossbar Configuration: If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to any selected ADC or comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 21.3 shows the Crossbar Decoder priority with no Port pins skipped (POSKIP, P1SKIP = 0x00); Figure 21.4 shows the Crossbar Decoder priority with the XTAL1 (P1.0) and XTAL2 (P1.1) pins skipped (P1SKIP = 0x03).





Port pin potentially available to the peripheral.

The UART pins do not shift positions when P0 pins are skipped.

Figure 21.3. Crossbar Priority Decoder with No Pins Skipped



Si8250/1/2

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. When the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for boot loading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously starting at P0.0 after prioritized functions and skipped pins are assigned.



Port pin potentially available to the peripheral.

The UART pins do not shift positions when P0 pins are skipped.

Figure 21.4. Crossbar Priority Decoder with Crystal Pins Skipped



21.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (PnMDOUT).
- Step 3. Select any pins to be skipped by the I/O Crossbar using the Port Skip registers (PnSKIP).
- Step 4. Assign Port pins to desired peripherals using XBAR0 and XBAR1.
- Step 5. Enable the Crossbar (XBARE = '1').

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog input. When a pin is configured as an analog input, its weak pullup, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however, this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset.

Important Note: Port 0 pins are 5 V tolerant across the operating range of V_{DD} . Figure 21.5 shows the input current range of P0 pins when overdriven above V_{DD} (when V_{DD} is 2.7 V nominal). There are two overdrive modes for Port 0: Normal and High-Impedance. When the corresponding bit in P0ODEN is logic 0, Normal Overdrive Mode is selected and the port pin requires 150 µA peak overdrive current when its voltage reaches approximately V_{DD} + 0.7 V. When the corresponding bit in P0ODEN is logic 1, High-Impedance Overdrive Mode is selected and the port pin does not require any additional overdrive current. Pins configured to High-Impedance Overdrive Mode. Port 1 pins cannot be overdriven above V_{DD} .



Figure 21.5. Port 0 Input Overdrive Current Range



The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings. When the WEAKPUD bit in XBR1 is '0', a weak pullup is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pullup is turned off on an output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0 and XBR1 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table.

The Crossbar must be enabled to use Port pins as standard Port I/O in output mode. Port output drivers are disabled while the Crossbar is disabled.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
		CPOAE	CP0F	SYSCKE	SMB0E	SYNCE					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
5	2.00	2.1.0	5	2.1.0	2	2	SFR Address	: 0xE1			
Bits 7–6:	Unused										
Bit 5:	CP0AE: Cor	nparator0 A	synchrono	us Output E	nable						
	0: Asynchroi	nous CP0 o	utput unava	ailable on po	ort pin.						
	1: Asynchro	nous CP0 o	utput availa	able on port	pin.						
Bit 4:	CP0E: Com	parator0 Sy	nchronous	Output Enal	ble						
	0: Synchron	ous CP0 ou	itput unavai	lable on por	t pin.						
	1: Synchron	1: Synchronous CP0 output available on port pin.									
Bit 3:	SYSCKE: /S	SYSCLK Ou	tput Enable	;							
	0: SYSCLK	unavailable	at port pin.								
	1: SYSCLK	available at	port pin.								
Bit 2:	SMB0E: SM	Bus I/O Ena	able								
	0: SMBus I/0) unavailab	le at Port p	ins.							
	1: SMBus I/0) available	at Port pins	5.							
Bit 1:	SYNCE: DP	WM Sync Ii	nput Enable	;							
	0: SYNC una	available at	port pins.								
	1: SYNC ava	ailable at po	ort pins.								
Bit 0:	UART0E: UA	ART I/O En	able								
	0: UART una	available at	port pins.								
	1: UART ava	allable at po	ort pins.								

SFR Definition 21.1. XBAR0: Port I/O Crossbar Register 0



SFR Definition 21.2. XBAR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKPU	JD XBARE	T1E	T0E	ECIE	PCA0ME2	PCA0ME1	PCA0ME0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SFR Address:	0xE2
Bit 7:	WEAKPUD: 0: Weak Pull 1: Weak pull	Port I/O We ups enable ups disable	eak Pullup d (except fo d.	Disable or Ports wl	hose I/O are	configured	as analog i	nput).
Bit 6:	XBARE: Cros 0: Crossbar of 1: Crossbar of	ssbar Enab disabled. enabled.	le					
Bit 5:	T1E: Timer1 0: T1 unavail 1: T1 availab	I/O Enable able at port le at port pi	t pins. Ins.					
Bit 4:	T0E: Timer1 0: T0 unavail 1: T0 availab	I/O Enable able at port le at port pi	t pins. Ins.					
Bit 3:	ECIE: PCA0 0: ECI unava 1: ECI availa	External Co ilable on po ble on port	ounter Inpu ort pin. pin.	ıt Enable				
Bits 2–0:	PCA0ME[2:0 000: All PCA 001: CEX0 rd 010: CEX0, 0 011: CEX0, 0 1xx: CEX0, 0]: PCA Moo I/O unavail outed to Po CEX1 route CEX1, CEX CEX1, CEX	dule I/O En lable at Po rt pin. d to Port pi 2 routed to 2 routed to	able Bits rt pins. ins. Port pins. Port pins.				



21.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports P0 and P1 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions that target a Port Latch register as the destination. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.

SFR Definition 21.3. P0ODEN: Port0 Overdrive Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ODEN7	ODEN6	ODEN5	ODEN4	ODEN3	ODEN2	ODEN1	ODEN0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
							SFR Address	: 0xB0
Bits 7–0: I	High Impeda Port pins cor current. Port nput overdri D: Correspor 1: Correspor	nce Overdr nfigured to H pins config ve current v nding P0.n p nding P0.n p	ive Mode E High-Impeda ured to Nor when the vo bin is config bin is config	inable Bits f ance Overd mal Overdr ltage at the ured to Nor ured to Hig	or P0.7–P0 rive Mode d ive Mode re pin reache mal Overdr h-Impedanc	.0 (respecti lo not requi equire appro s V _{IO} + 0.7 ive Mode. ce Overdrive	vely). re additiona oximately 19 V. e Mode.	l overdrive 50 μA of

SFR Definition 21.4. P0SKIP: Port0 Skip

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0SKIP7	P0SKIP6	P0SKIP5	P0SKIP4	P0SKIP3	P0SKIP2	P0SKIP1	P0SKIP0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
							SFR Address	0xD4
Bits 7–0: F T Id Ia 0 1	POSKIP[7:0] These bits so og inputs (fo ator circuit, (: Correspor : Correspor	: Port0 Cros elect Port p or ADC or C CNVSTR in nding P0.n p nding P0.n p	ssbar Skip I ins to be sk comparator) put) should pin is not sk pin is skippe	Enable Bits ipped by the or used as be skipped ipped by the ed by the Ci	e Crossbar special fun l by the Cro e Crossbar. rossbar.	Decoder. P ctions (V _{RE} ssbar.	ort pins use _F input, exte	ed as ana- ernal oscil-



SFR Definition 21.5. P0MDOUT: Port0 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0MDOUT7	P0MDOUT6	P0MDOUT5	P0MDOUT4	P0MDOUT3	P0MDOUT2	P0MDOUT1	P0MDOUT0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
							SFR Address:	0xA4
Bits 7–0: P s 0 1 (1	1MDOUT[7: ponding bit i : Correspon : Correspon Note: When f the value c	0]: Output (in register F ding P0.n C ding P0.n C SDA and S of P0MDOU	Configuratic 20MDIN is lo 20tput is ope 20tput is pus 3CL appear 1T).	on Bits for P ogic 0. en-drain. sh-pull. on any of th	0.7–P0.0 (n ne Port I/O,	espectively each are op): ignored if ben-drain re	corre- gardless

SFR Definition 21.6. P0: Port0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable
							SFR Address	:: 0x80
Bits 7–0: F V 1 F C 1	P0.[7:0] Nrite—Outp I: Logic Low I: Logic High Read—Alwa Din when cor D: P0.n pin is I: P0.n pin is	ut appears v Output. n Output (hi ys reads '0 nfigured as s logic low. s logic high.	on I/O pins gh impedar ′ if selected digital input	per Crossb nce if corres as analog i t.	ar Registers ponding P0 nput in regis	s. MDOUT.n ster P0MDI	bit = 0). IN. Directly	reads Port



SFR Definition 21.7. P1: Port1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable
							SFR Address	: 0x90
Bits 7–0:	P1.[7:0] Write—Outp 0: Logic Low 1: Logic Higl Read—Alwa pin when cor 0: P1.n pin is 1: P1.n pin is	ut appears o Output. n Output (hi ys reads '0' nfigured as s logic low. s logic high.	on I/O pins gh impedar ' if selected digital input	per Crossb nce if corres as analog i t.	ar Register ponding P1 nput in regi	s. IMDOUT.n I ster P1MDI	bit = 0). N. Directly	reads Port

SFR Definition 21.8. P1MDOUT: Port1 Output Mode

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	P1MDOUT7	P1MDOUT6	P1MDOUT5	P1MDOUT4	P1MDOUT3	P1MDOUT2	P1MDOUT1	P1MDOUT0	00000000
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
							;	SFR Address:	0xA5
E	Bits 7–0: F s 0 1	P1MDOUT[ponding bit Correspo Correspo	7:0]: Output : in register nding P1.n nding P1.n	t Configurat P1MDIN is Output is o Output is p	tion Bits for logic 0. pen-drain. ush-pull.	P1.7–P1.0	(respective	ely): ignored	d if corre-

SFR Definition 21.9. P1SKIP: Port1 Skip

R/W P1SKIP7	R/W P1SKIP6	R/W P1SKIP5	R/W P1SKIP4	R/W P1SKIP3	R/W P1SKIP2	R/W P1SKIP1	R/W P1SKIP0	Reset Value
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	J
							SFR Address	0xD5
Bits 7–0: F T Id Ia 0 1	PISKIP[7:0]: hese bits se og inputs (fo ator circuit, (: Correspon : Correspon	Port1 Cros elect Port pi or ADC or C CNVSTR in oding P1.n p oding P1.n p	sbar Skip E ns to be ski omparator) put) should in is not ski in is skippe	nable Bits pped by the or used as s be skipped pped by the d by the Cro	Crossbar E special func by the Cros Crossbar. ossbar.	Decoder. Po tions (V _{REF} sbar.	ort pins use ⊢input, exte	d as ana- rnal oscil-



SFR Definition 21.10. P1MDIN: Port1 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P1MDIN7	P1MDIN6	P1MDIN5	P1MDIN4	P1MDIN3	P1MDIN2	P1MDIN1	P1MDIN0	11111111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	•
							SFR Address:	0xF2
SFR Address: 0xF2 Bits 7–0: P1MDIN[7:0]: Analog Input Configuration Bits for P1.7–P1.0 (respectively). Port pins configured as analog inputs have their weak pullup, digital driver, and digital receiver disabled. 0: Corresponding P1.n pin is configured as an analog input. 1: Corresponding P1.n pin is not configured as an analog input.								

Table 21.1. Port I/O DC Electrical Characteristics

TA = -40 to +125 °C, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units	
	push-pull	—	_	Vdd + 0.7		
Pono input voltage foierance	open-drain	—	_	5.5	V	
Port1 Input Voltage Tolerance		—	_	Vdd + 0.7		
	I _{OH} = −3 mA, Port I/O push-pull	TBD	_	_		
Output High Voltage	put Voltage Toleranceopen-drainput Voltage Tolerance $I_{OH} = -3 \text{ mA},$ Port I/O push-pullTBIHigh Voltage $I_{OH} = -10 \mu A,$ Port I/O push-pullVdd - $I_{OH} = -10 \mu A,$ Port I/O push-pullVdd - $I_{OH} = -10 mA,$ 	Vdd - 0.1	_	_	V	
	I _{OH} = −10 mA, Port I/O push-pull	_	TBD	_		
	I _{OL} = 8.5 mA	—	_	TBD		
Output Low Voltage	I _{OL} = 10 μΑ	—	_	0.1	V	
	I _{OL} = 25 mA	—	TBD	—		
Input High Voltage		(0.7)Vdd	_	—	V	
Input Low Voltage		—	_	(0.3)Vdd	V	
Input Lookago Current	Weak Pullup Off	—	_	±TBD	ıιΔ	
	Weak Pullup On, V _{IN} = 0 V	—	20	TBD	μΛ	



Si8250/1/2

NOTES:



22. Oscillators

The Si8250/1/2 devices provide multiple clocking options to accommodate a diverse set of power control application requirements. Essentially there are four major clocking options, and the CLKSEL[1:0] bits in CLKSEL register select the oscillator source that is used as the system clock:

- Low-frequency internal oscillator
- Clock multiply via the PLL
- High-frequency internal oscillator
- External clock

In addition to the four major clocking options, there are several other options that control other aspects of the oscillator block. Some of these options include clock dividers, power management, as well as clock selection to the digital power controller peripherals. The system oscillator is controlled through a set of registers introduced here and shown functionally in Figure 22.1:

- CLKSEL: System Clock Select
- OSCXCN: External Oscillator Control
- OSCICN: Internal Oscillator Control
- OSCICL: Internal Oscillator Calibration
- OSCLCN: Low-Frequency Oscillator Control
- PLLCN: Phase-Locked Loop Control







IFCN[2:0]	XFCN[2:0]	OSCLD[1:0]	CLKSEL[1:0]	SYSCLK Frequency	Notes		
000			00	24.5 MHz			
001				12.25 MHz			
010				6.13 MHz	The internal oscillator is typi-		
011				3.06 MHz	Power Controller. The fre-		
100	XXX	XX		1.53 MHz	quency can be adjusted to achieve higher or lower than		
101				766 kHz	nominal values.		
110				383 kHz			
111				191 kHz			
	000			clock			
	001			clock/2			
	010			clock/4	The system clock frequency is a function of the clock source		
	011	хх	01	clock/8	This would not be used for		
XXX	100			clock/16	an external clock source is		
	101			clock/32	required in this mode.		
	110			clock/64			
	111			clock/128			
	ххх	00		10 kHz	This section is ideal for loss		
xxx		01	11	20 kHz	power operation when the Digi-		
		10		40 kHz	tal Power Controller is not		
		11		80 kHz			
ххх	ххх	хх	10	~ 50 MHz	An output of 50 MHz depends on the clock source (external or internal) and their operating frequency. Using the internal oscillator, the nominal fre- quency is 49 MHz. Note: The PLL must be enabled for the Digital Power Controller; how- ever, choosing the PLL as the system clock is not required.		

 Table 22.1. Clock Selection Frequencies



22.1. Clock Switching

The system clock may be switched on the fly between any of the available clocks; however, the selected clock source must be enabled and settled into its operating region. If the selected clock is not present, the missing clock detector will trigger a reset if enabled.

22.2. Low-Frequency Oscillator

The internal low-frequency oscillator (LFO) has a nominal frequency of 80 kHz. When running from this oscillator the supply current to the Si8250/1/2 is minimized. It is therefore the default oscillator following a power-on or reset. It is enabled and disabled under firmware control using the OSCLEN bit in the OSCLCN register. The LFO can be adjusted by firmware using the OSCLF[3:0] bits in OSCLCN. In addition, the LFO output frequency can be divided by 1, 2, 4 or 8, depending on the settings of the OSCLD[1:0] bits in OSCLCN.

22.3. Programmable Internal Oscillator

The Programmable Internal Oscillator is factory calibrated to obtain a 24.5 MHz nominal frequency; this is within the desired operating frequency used to drive the PLL and thus can be used to drive the Digital Power Controller. The internal oscillator is typically enabled by firmware just prior to initiating soft-start, and remains enabled throughout steady-state power supply operation. During supply powerdown a more suitable clock like the LFO may be selected to achieve low power, or the device may be placed in an IDLE or STOP mode.

The factory calibration of the Programmable Internal Oscillator can be overridden by writing the OSCICL register. Also, to achieve lower operating frequencies, the IFCN[2:0] bits can be modified to select a divided variation of the internal oscillator.

The internal oscillator requires very little start-up time; therefore, it may be selected as the system clock immediately after enabling the internal oscillator. It is enabled by setting the IOSCEN bit in the OSCICN register.

When firmware sets the SUSPEND bit in the OSCICN register, the internal oscillator is suspended. If the system is clocked from the Programmable Internal Oscillator, the input clock to the peripheral and the CIP-51 will be stopped until one of the following events occur:

- Comparator 0 is enabled and its output is logic 0.
- UART RX falling edge.

When one of these events occur and the internal oscillator awakens, the CIP-51 and any affected peripherals resume normal operation.

22.4. External Clock Input

The Si8250/1/2 devices provide an external clock input for clocking the microcontroller core, peripherals, and the Digital Power Controller as shown in Figure 22.1. The XFCN[2:0] bits in the OSCXCN register configure a divider for lower frequency operation. To use the external clock as an input source port pin, P0.3 should be skipped in the crossbar and configured as open-drain.

When the external clock is not selected as the system clock, it may still clock other peripherals such as timers and the PCA.



22.5. PLL Clock Multiplier

The PLL Clock Multiplier generates a time base that is eight times that of the input thus providing a possible 200 MHz clock source for the Digital Power Controller. For the system clock, which drives the system management processor and most peripherals, the PLL output is divided to achieve up to 50 MHz. The Digital Power Controller can also be selected to run from the 50 MHz or 25 MHz signal sources for lower frequency power control applications. Also note that the PLL must be enabled for power control; however, it does not have to be selected as the system clock. To enable the PLL Clock Multiplier, the PLLEN and PLL-PWR bits in the PLLCN register must be set.

Important Note: Although the management processor can be selected to run at a higher frequency than the DPWM, this should not be done. When the DPWM is running at 25 MHz, DPWMSP = '1x', the system should be selected to run at 25 MHz or less.

22.6. Reference Clock Output

The Si8250/1/2 devices provide an option to drive out a reference clock to a pin through the Crossbar. By adjusting the CLKDIV[1:0] bits the SYSCLK or a division of the SYSCLK can be put out to the Crossbar as a clock reference for other external circuitry.


SFR Definition 22.1. CLKSEL: System Clock Select



SFR Definition 22.2. OSCLCN: Low-Frequency Oscillator Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
OSCLE	N OSCLRDY	OSCLF3	OSCLF2	OSCLF1	OSCLF0	OSCLD1	OSCLD0	11xxxx11	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-	
	SFR Address: 0x9C								
Bit 7:	OSCLEN: Lov	w-Frequency	y Oscillator	Enable					
	0: Low-freque	ency oscillate	or disabled						
	1: Low-freque	ency oscillate	or enabled.						
Bit 6:	OSCLRDY: Ir	ternal Low-	Frequency	Oscillator F	Readv				
	0: internal low	/-frequency	oscillator fr	equency no	ot stabilized	l.			
	1: internal low	/-frequency	oscillator fr	equency st	abilized.				
Bits 5-2	OSCI E[3:0]	Internal I ow	-Frequency	v Oscillator	Frequency	Fine-Tune	Control Bits		
	0000: Oscillat	or operating	at its high	est frequen	CV		Control Dite		
			,		-)				
	1111: Oscillate	or operating	at its lowe	st frequenc	v				
Bite 1 0		Internal Low			, Divider Se	lect			
Dits 1–0.		8 selected	/-i requeite	y Oscillator	Divider Se	ieut			
	00: Divide by	4 selected							
	10: Divide by	2 selected							
	11: Divide by	1 selected							
	The Divide by								



	_									
R/W	R	R/W	—		R/W	R/W	R/W	Reset Value		
IOSCEN	I IFRDY	SUSPEND			IFCN2	IFCN1	IFCN0	00000000		
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
	SFR Address: 0xB2									
Bit 7:	Bit 7: IOSCEN: Internal Oscillator Enable 0: Internal oscillator disabled. 1: Internal oscillator enabled.									
Bit 6:	 3it 6: IFRDY: Internal Oscillator Frequency Ready Flag 0: Internal oscillator is not running at programmed frequency. 1: Internal oscillator is running at programmed frequency. 									
Bit 5:	SUSPEND: Setting this resumes op	Internal Oscill bit to 1 places eration when	ator Susp the interr one of the	end Enable al oscillator suspend m	Bit in suspend ode awake	I mode. The ning events	e internal o s occur.	scillator		
Bits 4–3:	Unused.									
Bits 2–0:	IFCN[2:0]: In 000: divide- 001: divide- 010: divide- 100: divide- 101: divide- 110: divide- 111: divide-I	nterface clock by-128 by-64 by-32 by-16 by-8 by-4 by-2 by-1	divide-by	-n control.						

SFR Definition 22.4. OSCICL: Internal Oscillator Calibration

_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	OSCICL6	OSCICL5	OSCICL4	OSCICL3	OSCICL2	OSCICL1	OSCICL0	Variable
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	,
							SFR Address:	0xB3
Bit 7:	Unused							
Bits 6–0:	OSCICL[6:0]: Internal O	scillator Cal	ibration Bits				
	0x00: Minim	um operatin	g frequency	,				
	0x7F: Maxin	num operatii	ng frequency	y				





SFR Definition 22.5. OSCXCN: External Oscillator Control

SFR Definition 22.6. PLLCN: Phase-Locked Loop Control

R/W	R/W	R	R/W	R/W	_	R/W	R/W	Reset Value
PLLPWF	R PLLEN	PLLLCK C	PWMSP1	DPWMSP0	ADCSP	reserved	PLLCKSRC	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-
							SFR Address:	0xB9
Bit 7:	PLLPWR 0: PLL bi	: PLL Powe as generato	r Enable r is de-acti	vated. No sta	tic power i	s consume	d.	
Bit 6:	PLLEN: F 0: PLL is 1: PLL is	PLL Enable held in rese enabled. Pl	Bit. t LPWR mu	ist be '1'.		sperate.		
Bit 5:	PLLLCK: PLL Lock Status 0: PLL frequency is not locked. 1: PLL frequency is locked.							
Bit 4–3:	DPWMSI 00: DPW 01: DPW 1x: DPW	P[1:0]: DPW M clock = 20 M clock = 50 M clock = 2	M clock sp 00 MHz, Re 0 MHz, Re 5 MHz, Re	beed esolution = 5 solution = 20 solution = 40	ns ns ns			
Bit 2:	ADCSP: 0: ADC1 1: ADC1	ADC1 Clock clock = 10 M clock = 5 M	с Select ЛНz Hz					
Bit 1:	Reserved	d, must be m	naintained	'0'				
Bit 0:	PLLCKSI 0: Interna 1: Extern	RC: PLL Clo al clock sour al clock sou	ock Source ce selected rce selecte	d. ed.				



Table 22.2. PLL Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Stabilization Time		—	30	—	μs
Input Frequency Range		15	—	25	MHz
PLL Frequency		—	—	200	MHz
Cycle-to-Cycle Jitter		_	250	—	ps
Supply Current		_	15	—	mA
Shutdown Current		—	0.1	—	μA

Table 22.3. 25MHz Oscillator Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Frequency		—	24.5	—	MHz
Start-Up Time		—	100	—	μs
Power Supply Sensitivity		—	0.3	—	%/V
Temperature Coefficient		—	50	—	PPM/°C
Supply Current		—	450	—	μA
Shutdown Current		—	0.1	—	μA

Table 22.4. Low Frequency Oscillator (LFO) Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Frequency		_	80	—	kHz
Start-Up Time		_	100	—	μs
Power Supply Sensitivity		_	1.7	—	%/V
Temperature Coefficient		—	—	TBD	PPM/°C
Supply Current		—	4	—	μA
Shutdown Current		—	0.1	—	μA



23. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 2, and compatible with the I2C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/10th of the system clock as a master or slave. (This can be faster than allowed by the SMBus specification, depending on the system clock used.) A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. Three SFRs are associated with the SMBus: SMB0CF configures the SMBus; SMB0CN controls the status of the SMBus; and SMB0DAT is the data register, used for both transmitting and receiving SMBus data and slave addresses.



Figure 23.1. SMBus Block Diagram



23.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- The I2C Manual (AN10216-01), Philips Semiconductor
- System Management Bus Specification—Version 2, SBS Implementers Forum

23.2. SMBus Configuration

Figure 23.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 23.2. Typical SMBus Configuration

Note: It is recommended that the SDA and SCL pins be configured for high impedance overdrive mode. See Section **"21. Port Input/Output"** on page **201** for more information.

23.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. It is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 23.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.



The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 23.3 illustrates a typical SMBus transaction.



Figure 23.3. SMBus Transaction

23.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "23.3.4. SCL High (SMBus Free) Timeout" on page 224). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.



23.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

23.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

23.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. A clock source is required for free timeout detection, even in a slave-only implementation. **Enabling the Bus Free Timeout is recommended**.

23.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See **Section "23.5. SMBus Transfer Modes" on page 232** for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section "23.4.1. SMB0CN Control Register" on page 228; Table 23.4 provides a quick SMB0CN decoding reference.



SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in Section "23.4.0.1. SMBus Configuration Register" on page 225.

23.4.0.1.SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

Table 23.1. SMBus Clock Source Selection

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Bus Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 23.1. The selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "25. Timers" on page 249.

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

Equation 23.1. Minimum SCL High and Low Times

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 23.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 23.2.

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

Equation 23.2. Typical SMBus Bit Rate



Figure 23.4 shows the typical SCL generation described by Equation 23.2. Notice that T_{HIGH} is typically twice as large as T_{LOW} . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 23.1.



Figure 23.4. Typical SMBus SCL Generation

Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 23.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

Note: For SCL operation above 100 kHz, EXTHOLD should be cleared to '0'.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time							
	T _{low} - 4 system clocks								
0	OR	3 system clocks							
	1 system clock + s/w delay*								
1	11 system clocks	12 system clocks							
*Note: Setup Tin between the same	*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.								

Table 23.2. Minimum SDA Setup and Hold Times

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "23.3.3. SCL Low Timeout" on page 224). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 23.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set). **Enabling the Bus Free Timeout is recommended.**



SFR Definition 23.1. SMB0CF: SMBus Clock/Configuration

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value	
ENSMB	B INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS1	SMBCS0	0000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_	
							SFR Address	: 0xC1	
Bit 7:	 ENSMB: SMBus Enable This bit enables/disables the SMBus interface. When enabled, the interface constantly monitors the SDA and SCL pins. O: SMBus interface disabled. 1: SMBus interface enabled. 								
 Bit 6: INH: SMBus Slave Inhibit When this bit is set to logic 1, the SMBus does not generate an interrupt when slave events occur. This effectively removes the SMBus slave from the bus. Master Mode interrupts are not affected. 0: SMBus Slave Mode enabled. 1: SMBus Slave Mode inhibited 									
Bit 5:	BUSY: SMBus Busy Indicator This bit is set to logic 1 by hardware when a transfer is in progress. It is cleared to logic 0 when a STOP or free-timeout is sensed.								
Bit 4:	EXTHOLD: This bit cont 0: SDA Exte 1: SDA Exte	SMBus Set rols the SD nded Setup nded Setup	up and Hold A setup and and Hold T and Hold T	I Time Exte I hold times Times disab	nsion Enab according led. ed.	le to Table 23	2.		
Bit 3:	SMBTOE: S This bit enal reload while programmed should reset	MBus SCL oles SCL lo SCL is high d to generat SMBus co	Timeout De w timeout de and allows e interrupts mmunication	tection Ena etection. If s Timer 3 to at 25 ms, a n.	ible set to logic count when and the Tim	1, the SMB SCL goes er 3 interrup	us forces Ti low. Timer 3 ot service rc	mer 3 to 3 should be outine	
Bit 2:	SMBFTE: S When this bi more than 1	MBus Free it is set to lo 0 SMBus cl	Timeout De gic 1, the bu ock source	tection Ena ıs will be co periods.	ble nsidered fre	ee if SCL ar	Id SDA rem	ain high for	
Bits 1–0:	Bits 1–0: SMBCS[1:0]: SMBus Clock Source Selection These two bits select the SMBus clock source, which is used to generate the SMBus bit rate. The selected device should be configured according to Equation 23.1.								
	SMBCS1	SMBCS0	SM	Bus Clock	Source				
	0	0	1	imer 0 Ove	rflow				
	0	1	1	imer 1 Öve	rflow				
	1	0	Timer	2 High Byte	e Overflow				
	1	1	limer	2 Low Byte	Overflow				



23.4.1. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 23.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a '1' to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a '1' to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 23.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 23.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 23.4 for SMBus status decoding using the SMB0CN register.



SFR Definition 23.2. SMB0CN: SMBus Control

R	R	R/W	R/W	R	R	R/W	R/W	Reset Value			
MASTER	TXMODE	STA	STO	ACKRQ	ARBLOST	ACK	SI	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable			
							SFR Addres	s: 0xC0			
Rit 7.	Pit 7: MASTED: SMDue Master/Slove Indicator										
Ы(7.	This read-only	y bit indicate	es when the	SMBus is o	operating as a	master.					
	0: SMBus ope	erating in SI	ave Mode.								
Bit 6:	TXMODE: SN	/Bus Trans	mit Mode Ind	dicator							
-	This read-only 0 [.] SMBus in F	y bit indicate	es when the	SMBus is o	operating as a	transmitte	r.				
	1: SMBus in T	Fransmitter	Mode.								
Bit 5:	STA: SMBus	Start Flag									
	0: No Start ge	enerated.									
	1: When oper	ating as a r	naster, a ST	ART conditi	ion is transmit	ted if the b	us is free (If the bus is			
	by software a	s an active	Master, a re	peated STA	RT will be ge	nerated aft	er the next	ACK cycle.			
	Read: 0 [.] No Start or	repeated S	tart detecter	4							
	1: Start or rep	eated Start	detected.								
Bit 4:	STO: SMBus	Stop Flag.	If set by ha	rdware, thi	s bit must be	cleared b	y software).			
	0: No STOP c	condition is	transmitted.								
,	1: Setting ST	O to logic 1	causes a S	TOP conditi	on to be trans	mitted afte	r the next A	ACK cycle.			
:	set, a STOP of	condition is	transmitted	followed by	a START cor	idition.	I DOUI STA	and STO are			
	Read: 0: No Stop co	ndition dete	acted								
	1: Stop condit	tion detecte	d (if in Slave	e Mode) or p	pending (if in I	Master Mod	de).				
Bit 3:	ACKRQ: SME	Bus Acknow	ledge Requ	est			ad a sada ti				
	be written wit	h the correct	t ACK respo	onse value.	us nas receivo	ed a byte a	na neeas ti	THE ACK DIT TO			
Bit 2:	ARBLOST: SI	MBus Arbitr	ation Lost Ir	idicator	ue losses arbitu	ation while	operating	ae a tranemit			
ł	ter. A lost arb	itration while	e a slave inc	licates a bu	s error condit	ion.	operating				
Bit 1:	ACK: SMBus	Acknowled	ge Flag				- 14 - 1 1-1	h			
	each time a b	yte is receiv	ved (when A	.CKRQ=1),	or read after e	each byte is	s. It should s transmitte	d.			
	0: A "not ackr	nowledge" h	as been rec	eived (if in	Transmitter M	ode) OR w	ill be trans	mitted (if in			
	1: An "acknov	vledge" has	been receiv	/ed (if in Tra	ansmitter Mod	e) OR will	be transmit	ted (if in			
	Receiver Mod	le).									
Bit 0:	SI: SMBus Int This bit is set	terrupt Flag by hardwar	e under the	conditions	listed in Table	23.3. SI m	ust be clea	ired by soft-			
,	ware. While S	SI is set, SC	L is held low	and the SI	VBus is stalle	d.		,			



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	A START is generated.	A STOP is generated.Arbitration is lost.
TXMODE	 START is generated. SMB0DAT is written before the start of an SMBus frame. 	 A START is detected. Arbitration is lost. SMB0DAT is not written before the start of an SMBus frame.
STA	 A START followed by an address byte is received. 	 Must be cleared by software.
STO	 A STOP is detected while addressed as a slave. Arbitration is lost due to a detected STOP. 	 A pending STOP is generated. If STO is set by hardware, it must be cleared by software.
ACKRQ	 A byte has been received and an ACK response value is needed. 	After each ACK cycle.
ARBLOST	 A repeated START is detected as a MASTER when STA is low (unwanted repeated START). SCL is sensed low while attempting to gener- ate a STOP or repeated START condition. SDA is sensed low while transmitting a '1' (excluding ACK bits). 	• Each time SI is cleared.
ACK	• The incoming ACK value is low (ACKNOWL- EDGE).	 The incoming ACK value is high (NOT ACKNOWLEDGE).
SI	 A START has been generated. Lost arbitration. A byte has been transmitted and an ACK/NACK received. A byte has been received. A START or repeated START followed by a slave address + R/W has been received. A STOP has been received. 	 Must be cleared by software.

Table 23.3. Sources for Hardware Changes to SMB0CN



23.4.2. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.



SFR Definition 23.3. SMB0DAT: SMBus Data



23.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

23.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 23.5 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.



Figure 23.5. Typical Master Transmitter Sequence



23.5.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, ACKRQ is set to '1' and an interrupt is generated. Software must write the ACK bit (SMB0CN.1) to define the outgoing acknowledge value. (Writing a '1' to the ACK bit generates an ACK; writing a '0' generates a NACK.) Software should write a '0' to the ACK bit after the last byte is received, to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. Note that the interface will switch to Master Transmitter Mode if SMB0DAT is written while an active Master Receiver. Figure 23.6 shows a typical Master Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.



Figure 23.6. Typical Master Receiver Sequence



23.5.3. Slave Receiver Mode

Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver. Figure 23.7 shows a typical Slave Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.



Figure 23.7. Typical Slave Receiver Sequence



23.5.4. Slave Transmitter Mode

Serial data is transmitted on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Transmitter Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until a START is detected. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written with the next data byte. If the acknowledge bit is a NACK, SMB0DAT should not be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 23.8 shows a typical Slave Transmitter sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.



Figure 23.8. Typical Slave Transmitter Sequence

23.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In Table 23.4, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. The shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.



_	Values Read		b			Values Written			
Mode Status Vector		ACKRQ	ACKRQ ARBLOST ACK		Current SMbus State	Typical Response Options	STA	STO	ACK
	1110	0	0	х	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	х
		0	0	0	A master data or address byte	Set STA to restart transfer.	1	0	Х
er		Ŭ	Ŭ	Ŭ	was transmitted; NACK received.	Abort transfer.	0	1	Х
nsmitt						Load next data byte into SMB0DAT.	0	0	х
Tra						End transfer with STOP.	0	1	Х
aster	1100	0	0	1	A master data or address byte	End transfer with STOP and start another transfer.	1	1	х
Σ					was transmitted, Aor received.	Send repeated START.	1	0	Х
				Switch to Master Receiver Mode (clear SI without writ- ing new data to SMB0DAT).	0	0	x		
						Acknowledge received byte; Read SMB0DAT.	0	0	1
						Send NACK to indicate last byte, and send STOP.	0	1	0
						Send NACK to indicate last byte, and send STOP fol- lowed by START.	1	1	0
ceiver						Send ACK followed by repeated START.	1	0	1
aster Re	1000	1	0	x	A master data byte was received; ACK requested.	Send NACK to indicate last byte, and send repeated START.	1	0	0
Ŵ						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0

Table 23.4. SMBus Status Decoding



	Valu	es F	Read	b			Values Written						
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STO	ACK				
ter		0	0	0	A slave byte was transmitted; NACK received.	No action required (expect- ing STOP condition).	0	0	х				
ansmit	0100	0100 0		1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	х				
ave Tra		0	1	х	A Slave byte was transmitted; error detected.	No action required (expect- ing Master to end transfer).	0	0	х				
Sla	0101	0	х	х	A STOP was detected while an addressed Slave Transmitter.	No action required (transfer complete).	0	0	х				
			x	A slave address was received;	Acknowledge received address.	0	0	1					
		0		ACK requested.	Do not acknowledge received address.	0	0	0					
	0010					Acknowledge received address.	0	0	1				
		1	1	1	1	1	x	Lost arbitration as master; slave address received; ACK	Do not acknowledge received address.	0	0	0	
er					requested.	Reschedule failed transfer; do not acknowledge received address.	1	0	0				
eive	0010	0	1	x	Lost arbitration while attempting a	Abort failed transfer.	0	0	Х				
Rec	0010	Ŭ			repeated START.	Reschedule failed transfer.	1	0	Х				
Slave		1	1	х	Lost arbitration while attempting a STOP.	No action required (transfer complete/aborted).	0	0	0				
0,	0001	0	0	х	A STOP was detected while an addressed slave receiver.	No action required (transfer complete).	0	0	х				
		0	1	x	Lost arbitration due to a detected	Abort transfer.	0	0	Х				
				STOP.	Reschedule failed transfer.	1	0	Х					
		1	0	x	A slave byte was received; ACK	Acknowledge received byte; Read SMB0DAT.	0	0	1				
	0000	000		000		000			requested.	Do not acknowledge received byte.	0	0	0
		1	1	x	Lost arbitration while transmitting	Abort failed transfer.	0	0	0				
				a data byte as master.	Reschedule failed transfer.	1	0	0					

Table 23.4. SMBus Status Decoding (Continued)



Si8250/1/2

NOTES:



24. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "24.1. Enhanced Baud Rate Generation" on page 240**). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).





Figure 24.1. UART0 Block Diagram

24.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 24.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.



Figure 24.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "25.2.2. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 251). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK/4, SYSCLK/12, SYSCLK/48, the external oscillator clock/8, or an external input T1. The UART0 baud rate is determined by Equation 24.1-A and Equation 24.1-B.

A) UartBaudRate =
$$\frac{1}{2} \times T1_Overflow_Rate$$

B) T1_Overflow_Rate = $\frac{T1_{CLK}}{256 - TH1}$

Equation 24.1. UART0 Baud Rate

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (8-bit auto-reload mode reload value). Timer 1 clock frequency is selected as described in Section "25. Timers" on page 249. A quick reference for typical baud rates and system clock frequencies is given in Table 24.1 through Table 24.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



24.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown in Figure 24.3.



Figure 24.3. UART Interconnect Diagram

24.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



Figure 24.4. 8-Bit UART Timing Diagram



24.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.



Figure 24.5. 9-Bit UART Timing Diagram



24.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).



Figure 24.6. UART Multi-Processor Mode Interconnect Diagram



R/W		R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
SOMOD	E —	MCE0	REN0	TB80	RB80	TI0	RI0	01000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable		
							SFR Addres	s: 0x98		
D.1. 7			o "							
Bit 7:	SUMODE: S	erial Port U	Operation I	Mode on Mode						
	0: 8-bit UART with Variable Baud Rate.									
	1: 9-bit UAR	T with Varia	ble Baud R	Rate.						
Bit 6:	Unused. Rea	ad = 1b. Wr	ite = don't d	care.						
Bit 5:	MCE0: Multi	processor (Communica	tion Enable						
	The function	of this bit is	s dependen	it on the Se	rial Port 0 O	peration M	ode.			
	0: Logic leve	el of stop bit	is ignored.	J DIL.						
	1: RIO will or	nly be activa	ated if stop	bit is logic le	evel 1.					
	SOMODE =	1: Multiproc	essor Com	munications	s Enable.					
	1: RI0 is set	and an inte	rrupt is gen	ierated only	when the ni	inth bit is Ic	aic 1.			
Bit 4:	REN0: Rece	ive Enable	11 - 5 -	,, ,			0 -			
	This bit enab	oles/disable	s the UART	receiver.						
	0: UART0 re	ception dis	abled.							
Dit 2.	TD90: Ninth		abled.							
BIL 3.	The logic lev	ransmissivel of this bit	on Bit t will be ass	ianed to the	e ninth transr	mission bit	in 9-bit UA	RT Mode. It		
	is not used in	n 8-bit UAR	T Mode. S	Set or cleare	ed by softwa	re as requi	red.			
Bit 2:	RB80: Ninth	Receive Bi	t							
	RB80 is assi	igned the va	alue of the S	STOP bit in	Mode 0; it is	s assigned	the value	of the 9th		
D:4 4.		OUE I.								
BIL I.	Set by hardy	vare when a	a byte of da	ta has beer	n transmitted	by UART) (after the	e 8th bit in 8-		
	bit UART Mo	ode, or at th	e beginning	of the STC	P bit in 9-bit	t UART Mo	de). Wher	the UART0		
	interrupt is e	nabled, set	ting this bit	causes the	CPU to vect	or to the U	ART0 inte	rrupt service		
Dit O	routine. This		e cleared m	anually by s	sonware.					
BIL U.	Set to '1' by	hardware w	hen a bvte	of data has	been receive	ed by UAR	Γ0 (set at t	he STOP bit		
	sampling tim	ne). When th	ne UARTO i	nterrupt is e	enabled, sett	ting this bit	to '1' caus	ses the CPU		
	to vector to t	he UART0	interrupt se	rvice routin	e. This bit m	ust be clea	ired manu	ally by soft-		

SFR Definition 24.1. SCON0: Serial Port 0 Control



SFR Definition 24.2. SBUF0: Serial (UART0) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
							SFR Address	s: 0x99
Bits 7–0:	SBUF0[7:0]: This SFR ac data is writte sion. Writing tents of the r	Serial Data ccesses two en to SBUF a byte to S receive latc	a Buffer Bits registers; a 0, it goes to BUF0 initia h.	57–0 (MSB- a transmit sh the transm tes the tran	LSB) hift register a it shift regis smission. A	and a recei ter and is h read of SE	ve latch reç neld for seri 3UF0 returi	gister. When ial transmis- ns the con-



	Frequency: 24.5 MHz							
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)	
	230400	-0.32%	106	SYSCLK	XX	1	0xCB	
	115200	-0.32%	212	SYSCLK	XX	1	0x96	
	57600	0.15%	426	SYSCLK	XX	1	0x2B	
с J	28800	-0.32%	848	SYSCLK/4	01	0	0x96	
Os L	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9	
a Ly	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96	
'SC ern	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96	
it S	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B	

Table 24.1. Timer Settings for Standard Baud RatesUsing the Internal Oscillator

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 25.1.

Table 24.2. Timer Settings for Standard Baud RatesUsing an External 25.0 MHz Oscillator

	Frequency: 25.0 MHz								
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)		
	230400	-0.47%	108	SYSCLK	XX	1	0xCA		
	115200	0.45%	218	SYSCLK	XX	1	0x93		
	57600	-0.01%	434	SYSCLK	XX	1	0x27		
с. ЭС	28800	0.45%	872	SYSCLK / 4	01	0	0x93		
õft	14400	-0.01%	1736	SYSCLK / 4	01	0	0x27		
CLk nal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D		
`SC ter	2400	0.45%	10464	SYSCLK / 48	10	0	0x93		
ΎХ	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27		
F	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5		
sc.	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA		
Ϋ́	14400	0.45%	1744	EXTCLK / 8	11	0	0x93		
SYSCL Internal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D		

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 25.1.



			Frequ	uency: 22.1184	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
	230400	0.00%	96	SYSCLK	XX	1	0xD0
	115200	0.00%	192	SYSCLK	XX	1	0xA0
	57600	0.00%	384	SYSCLK	XX	1	0x40
с. ЭС	28800	0.00%	768	SYSCLK / 12	00	0	0xE0
Ö	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0
2Lk nal	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0
'SC ter	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0
ы S Х	1200	0.00%	18432	SYSCLK / 48	10	0	0x40
	230400	0.00%	96	EXTCLK / 8	11	0	0xFA
E	115200	0.00%	192	EXTCLK / 8	11	0	0xF4
C fro	57600	0.00%	384	EXTCLK / 8	11	0	0xE8
al	28800	0.00%	768	EXTCLK / 8	11	0	0xD0
'SC ern	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0
SY Int	9600	0.00%	2304	EXTCLK / 8	11	0	0x70

Table 24.3. Timer Settings for Standard Baud RatesUsing an External 22.1184 MHz Oscillator

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 25.1.

Table 24.4. Timer Settings for Standard Baud RatesUsing an External 18.432 MHz Oscillator

			Freq	uency: 18.432	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
	230400	0.00%	80	SYSCLK	XX	1	0xD8
	115200	0.00%	160	SYSCLK	XX	1	0xB0
	57600	0.00%	320	SYSCLK	XX	1	0x60
с. С	28800	0.00%	640	SYSCLK / 4	01	0	0xB0
ő	14400	0.00%	1280	SYSCLK / 4	01	0	0x60
SLk nal	9600	0.00%	1920	SYSCLK / 12	00	0	0xB0
SC ter	2400	0.00%	7680	SYSCLK / 48	10	0	0xB0
S, ТХ	1200	0.00%	15360	SYSCLK / 48	10	0	0x60
	230400	0.00%	80	EXTCLK / 8	11	0	0xFB
с J	115200	0.00%	160	EXTCLK / 8	11	0	0xF6
ς frα Os	57600	0.00%	320	EXTCLK / 8	11	0	0xEC
al (28800	0.00%	640	EXTCLK / 8	11	0	0xD8
'SC ern	14400	0.00%	1280	EXTCLK / 8	11	0	0xB0
Sy Int	9600	0.00%	1920	EXTCLK / 8	11	0	0x88

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 25.1.



			Frequ	uency: 11.0592	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
	230400	0.00%	48	SYSCLK	XX	1	0xE8
	115200	0.00%	96	SYSCLK	XX	1	0xD0
	57600	0.00%	192	SYSCLK	XX	1	0xA0
с. С	28800	0.00%	384	SYSCLK	XX	1	0x40
Ö	14400	0.00%	768	SYSCLK / 12	00	0	0xE0
2Lk nal	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0
'SC ter	2400	0.00%	4608	SYSCLK / 12	00	0	0x40
ы S Х	1200	0.00%	9216	SYSCLK / 48	10	0	0xA0
	230400	0.00%	48	EXTCLK / 8	11	0	0xFD
E	115200	0.00%	96	EXTCLK / 8	11	0	0xFA
C fre	57600	0.00%	192	EXTCLK / 8	11	0	0xF4
al	28800	0.00%	384	EXTCLK / 8	11	0	0xE8
'SC ern	14400	0.00%	768	EXTCLK / 8	11	0	0xD0
SY Int	9600	0.00%	1152	EXTCLK / 8	11	0	0xB8

Table 24.5. Timer Settings for Standard Baud RatesUsing an External 11.0592 MHz Oscillator

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 25.1.

Table 24.6. Timer Settings for Standard Baud RatesUsing an External 3.6864 MHz Oscillator

			Freq	uency: 3.6864	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
	230400	0.00%	16	SYSCLK	XX	1	0xF8
	115200	0.00%	32	SYSCLK	XX	1	0xF0
	57600	0.00%	64	SYSCLK	XX	1	0xE0
с. ЭС	28800	0.00%	128	SYSCLK	XX	1	0xC0
0 0	14400	0.00%	256	SYSCLK	XX	1	0x80
CLk nal	9600	0.00%	384	SYSCLK	XX	1	0x40
'SC ter	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0
S Х ШХ	1200	0.00%	3072	SYSCLK / 12	00	0	0x80
	230400	0.00%	16	EXTCLK / 8	11	0	0xFF
с. Л	115200	0.00%	32	EXTCLK / 8	11	0	0xFE
C fr	57600	0.00%	64	EXTCLK / 8	11	0	0xFC
al (28800	0.00%	128	EXTCLK / 8	11	0	0xF8
'S(err	14400	0.00%	256	EXTCLK / 8	11	0	0xF0
SY Int	9600	0.00%	384	EXTCLK / 8	11	0	0xE8

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 25.1.



25. Timers

Each Si825x includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with other device peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes:	Timer 2 Modes:	Timer 3 Modes:		
13-bit counter/timer	16-bit timer with auto-reload	16-hit timer with auto-reload		
10-bit counter/timer				
8-bit counter/timer with auto- reload	Two 8 bit timers with auto reload	Two 8 bit timers with auto reload		
Two 8-bit counter/timers (Timer 0 only)				

 Table 25.1. Timer Modes

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked. (See SFR Definition 25.3 for pre-scaled clock selection.)

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it must be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

25.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "15.12. Interrupt Register Descriptions" on page 171); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 15.12). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.



25.2. Mode 0 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "21.1. Priority Crossbar Decoder" on page 203 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 24.6).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 15.7). Setting GATE0 to '1' allows the timer to be controlled by the external input signal INT0 (see Section "15.12. Interrupt Register Descriptions" on page 171), facilitating pulse width measurements.

TR0	GATE0	INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled
Note: X = Don't care.			

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal ENABLE is used with Timer 1; the ENABLE polarity is defined by bit IN1PL in register IT01CF (see SFR Definition 15.7).







25.2.1. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

25.2.2. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0. Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see Section "15.11. External (INT0) and ENABLE Interrupts" on page 170 for details on the external input signals INT0 and ENABLE).





Figure 25.2. T0 Mode 2 Block Diagram


25.2.3. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its time base. The TH0 register is restricted to a timer function sourced by the system clock or pre-scaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt. Timer 1 is inactive in Mode 3.

When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and UART. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.



Figure 25.3. T0 Mode 3 Block Diagram



SFR Definition 25.1. TCON: Timer Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
TF1	TR1	TF0	TR0	ENABX	IT1	IE0	IT0	00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable		
							SFR Addres	s: 0x88		
Bit 7:	 TF1: Timer 1 Overflow Flag Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine. No Timer 1 overflow detected. 									
	1: Timer 1 ha	as overflow	ed.							
Bit 6:	TR1: Timer 1 Run Control 0: Timer 1 disabled. 1: Timer 1 enabled.									
Bit 5:	TF0: Timer 0 Set by hardw matically cle 0: No Timer 1: Timer 0 ha) Overflow I vare when ⁻ ared when 0 overflow as overflow	Flag Fimer 0 ove the CPU ve detected. ed.	erflows. This ectors to the	flag can b Timer 0 in	e cleared by terrupt servi	v software ce routine	but is auto-		
Bit 4:	TR0: Timer 0 Run Control 0: Timer 0 disabled. 1: Timer 0 enabled.									
Bit 3:	ENABX: External ENABLE Interrupt This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Inter- rupt 1 service routine if IT1 = 1. When IT1 = 0, this flag is set to '1' when ENABLE is active as defined by bit IN1PL in register IT01CF (see SFR Definition 15.7. "IT01CF:									
Bit 2:	IT1: ENABL This bit sele ENABLE is of Definition 15 0: ENABLE 1: ENABLE	E Interrupt cts whether configured a 5.7. "IT01C is level trigg is edge trigg	Type Select the configu active low c F: INT0/EN gered. gered.	t ured ENABL or high by th ABLE Input	E interrupt e IN1PL bit Configurat	will be edgo in the IT01 ion" on pago	e or level : CF registe e 177).	sensitive. er (see SFR		
Bit 1:	IE0: Externa This flag is s cleared by s rupt 0 servic defined by b Input Config	I Interrupt C et by hardw oftware but e routine if it IN0PL in uration" on	vare when a is automati IT0 = 1. Wh register IT0 page 177).	an edge/leve cally cleare nen IT0 = 0, 1CF (see S	el of type de d when the this flag is FR Definitio	efined by IT(CPU vector set to '1' wh on 15.7. "IT) is detect rs to the E nen INT0 i 01CF: IN	ed. It can be xternal Inter- s active as T0/ENABLE		
Bit 0:	IT0: Interrup This bit selec configured a "IT01CF: IN 0: INT0 is le 1: INT0 is ec	t 0 Type Se cts whether ctive low or F0/ENABLE vel triggered Ige triggere	lect the configu high by the Input Con d.	ired INT0 in e IN0PL bit i figuration" o	terrupt will n register I n page 177	be edge or l T01CF (see 7).	evel sens SFR Def	itive. INT0 is inition 15.7.		



SFR Definition 25.2. TMOD: Timer Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
GATE1	C/T1	T1M ²	1 T1M0	GATE0	C/T0	T0M1	T0M0	00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
							SFR Addres	s: 0x89		
			•							
Bit 7:	GAIE1: II	imer 1 Gat	e Control			- 				
	1: Timer 1					z logic level.	inod by bit	INI1DL in		
	register IT01CE (see SER Definition 15.7 "IT01CE. INT0/ENABLE Input Configuration" on									
	page 177).									
Bit 6	C/T1: Counter/Timer 1 Select									
Dit 0.	0: Timer F	unction: Ti	imer 1 increme	ented by clo	ck defined l	by T1M bit (CKCON.4).		
	1: Counter	r Function:	Timer 1 increi	mented by h	nigh-to-low	transitions of	on external	input pin		
	(T1).									
Bits 5–4:	T1M[1:0]:	Timer 1 M	ode Select							
	These bits select the Timer 1 operation mode.									
	TAMA TANO Mode									
	0		Mod	0: 13_bit c	r					
	0	1	Mode	- 1: 16-bit c	ounter/time	r				
	1	0	Mode 2: 8-bi	t counter/tir	ner with au	to-reload				
	1	1	Mo	de 3: Timer	1 inactive					
Bit 3:	GATE0: T	imer 0 Gat	e Control							
	0: Timer 0	enabled v	vhen TR0 = 1 i	rrespective	of INT0 log	ic level.				
	1: Timer 0	enabled o	nly when TR0		T0 is active	as defined	by bit IN0P	L in register		
	1101CF (S	ee SFR De		TIUICE: IN	IIU/ENABL		inguration	on		
D:+ 0.		ntor/Timor	Salaat							
DIL Z.	0. Timer F	unction: Ti	Select imer () increme	onted by clo	ck defined l	hy TOM hit (,		
	1: Counter	r Function:	Timer 0 increi	mented by the	niah-to-low	transitions of	on external	,. input pin		
	(T0).			,	0					
Bits 1–0:	T0M[1:0]:	Timer 0 M	ode Select							
	These bits	select the	e Timer 0 opera	ation mode.						
				<u> </u>						
	10M1	TOMO	Mad	MOd	e					
	0	1	IVIOO	e U: 13-DIC	ounter/time					
	1	0	Mode 2: 8-bi	it counter/tir	ner with au	to-reload				
	1	1	Mode 2. 0-D	3. Two 8-hit	counter/tim	ers				
			100000							



SFR Definition 25.3. CKCON: Clock Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
T3MH	T3ML	T2MH	T2ML	T1M	TOM	SCA1	SCA0	00000000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	—		
							SFR Addres	s: 0x8E		
Bit 7:	 T3MH: Timer 3 High Byte Clock Select This bit selects the clock supplied to the Timer 3 high byte if Timer 3 is configured in split 8-bit timer mode. T3MH is ignored if Timer 3 is in any other mode. Timer 3 high byte uses the clock defined by the T3XCLK bit in TMR3CN. Timer 3 high byte uses the system clock. 									
Bit 6:	 T3ML: Timer 3 Low Byte Clock Select This bit selects the clock supplied to Timer 3. If Timer 3 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer. 0: Timer 3 low byte uses the clock defined by the T3XCLK bit in TMR3CN. 1: Timer 3 low byte uses the system clock. 									
Bit 5:	T2MH: Tim This bit set bit timer m 0: Timer 2 1: Timer 2	T2MH: Timer 2 High Byte Clock Select This bit selects the clock supplied to the Timer 2 high byte if Timer 2 is configured in split 8- bit timer mode. T2MH is ignored if Timer 2 is in any other mode. 0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 high byte uses the system clock.								
Bit 4:	 T2ML: Timer 2 Low Byte Clock Select This bit selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer. 0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 low byte uses the system clock. 									
Bit 3:	T1M: Time This select 0: Timer 1 1: Timer 1	r 1 Clock Se the clock se uses the clo uses the sy	elect ource supplie ock defined b stem clock.	ed to Timer by the presc	1. T1M is ale bits, S	ignored whe CA[1:0].	n C/T1 is s	et to logic 1.		
Bit 2:	T0M: Time This bit sel logic 1. 0: Counter 1: Counter	r 0 Clock Se ects the clo /Timer 0 use /Timer 0 use	elect ck source su es the clock o es the syster	pplied to Ti defined by t n clock.	mer 0. T0 he presca	M is ignored le bits, SCA[when C/T(1:0].) is set to		
Bits 1–0:	SCA[1:0]: These bits use presca	Timer 0/1 Pi control the iled clock in	rescale Bits division of th puts.	e clock sup	plied to Ti	mer 0 and Ti	mer 1 if cc	nfigured to		
	SCA1	SCA0	Presc	aled Clock						
	0	0	System clo	ck divided	oy 12					
	0	1	System clo	ock divided	by 4					
	1	0	System clo	ck divided	oy 48					
	1	1	External cl	ock divided	by 8					
	Note: Exte	ernal clock div	vided by 8 is s	synchronized	with the					
	Syst	EITI CIUCK.								



SFR Definition 25.4. TL0: Timer 0 Low Byte



SFR Definition 25.5. TL1: Timer 1 Low Byte



SFR Definition 25.6. TH0: Timer 0 High Byte



SFR Definition 25.7. TH1: Timer 1 High Byte





25.3. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode. Timer 2 can also be used in Capture Mode to measure the LFO frequency with respect to another.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. Note that the external oscillator source divided by 8 is synchronized with the system clock.

25.3.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 25.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.



Figure 25.4. Timer 2 16-Bit Mode Block Diagram



25.3.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 25.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TMR2H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 25.5. Timer 2 8-Bit Mode Block Diagram



SFR Definition	25.8.	TMR2CN:	Timer	2	Control
----------------	-------	---------	-------	---	---------

R/W	R/W	R/W	R/W	R/W	R/W	_	R/W	Reset Value			
TF2H	TF2L	TF2LEN	TF2CEN	T2SPLIT	TR2	—	T2XCLK	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable			
							SFR Address	s: 0xC8			
Dit 7.	TE2U: Timor	2 Lliah Puto	Overflow El	20							
DIL 7.	Set by hardwa	are when the	e Timer 2 hig	gh byte over	flows from 0	xFF to 0x00	. In 16 bit m	ode, this will			
	occur when Timer 2 overflows from 0xFFFF to 0x0000. When the Timer 2 interrupt is enabled,										
	setting this bit causes the CPU to vector to the Timer 2 interrupt service routine. TF2H is not auto- matically cleared by hardware and must be cleared by software.										
Bit 6:	TF2L: Timer 2	2 Low Byte	Overflow Fla	ag							
	Set by hardw	are when th	e Timer 2 lo [.] d if TF2l FN	w byte overf is set and T	lows from 0: ïmer 2 inter	xFF to 0x00. rupts are en	. When this abled TF2I	bit is set, an will set			
	when the low	byte overflo	ws regardle	ss of the Tin	ner 2 mode.	This bit is n	ot automatic	cally cleared			
	by hardware.		4 - 1 - 4 4	F acility							
BIT 5.	This bit enabl	er 2 Low By	Timer 2 Lov	Enable v Byte interru	upts. If TF2L	.EN is set an	nd Timer 2 ir	nterrupts are			
	enabled, an ir	nterrupt will	be generate	d when the I	ow byte of T	imer 2 overf	flows. This b	it should be			
	0: Timer 2 Lo	operating I w Byte inter	imer 2 in 16 rupts disable	ed.							
	1: Timer 2 Lo	w Byte inter	rupts enable	ed.							
Bit 4:	TF2CEN. Tim	ner 2 Captur	e Enable								
	1: Timer 2 ca	pture mode	enabled. Ca	apture the LF	O on every	rising edge					
Bit 3:	T2SPLIT: Tim	ner 2 Split M	ode Enable								
	When this bit 0: Timer 2 op	is set, Time erates in 16	r 2 operates -bit auto-rel	s as two 8-bi oad mode.	t timers with	i auto-reload	1.				
	1: Timer 2 op	erates as tw	o 8-bit auto	-reload time	rs.						
Bit 2:	TR2: Timer 2	Run Contro) Timor 2 In 9	P hit mode t	hia hit anah	loo/diochloo					
	always enabl	ed in this m	ode.	s-bit mode, t	IIIS DIL EHAD	les/uisables		y, TIVINZL 15			
	0: Timer 2 dis	abled.									
Bit 1:	Not implement	abled. hted									
Bit 0:	T2XCLK: Tim	ier 2 Externa	al Clock Sel	ect							
	This bit selec	ts the extern	nal clock sou	urce for Time	er 2. If Time	2 is in 8-bit	mode, this	bit selects			
	(T2MH and T	2ML in regis	ster CKCON) may still be	e used to se	lect betweer	n the extern	al clock and			
	the system cl	ock for eithe	er timer.		ما مماز مان بنام م	d h. (10					
	1: Timer 2 ex	ternal clock	uses the clo	che system o ock defined b	by the T2RC	LK bit.					
					-						



SFR Definition 25.9. TMR2RLL: Timer 2 Reload Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								0000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SFR Addres	s: 0xCA
Bits 7–0: 1 1	「MR2RLL: 1 「MR2RLL h	imer 2 Relo	oad Registe / byte of the	er Low Byte e reload valu	le for Timer	· 2.		

SFR Definition 25.10. TMR2RLH: Timer 2 Reload Register High Byte



SFR Definition 25.11. TMR2L: Timer 2 Low Byte



SFR Definition 25.12. TMR2H Timer 2 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	_
							SFR Address	: 0xCD
Bits 7–0:	TMR2H: Tim In 16-bit moo mode, TMR2	ner 2 High E de, the TMF 2H contains	Byte R2H registe the 8-bit hi	r contains th gh byte time	ne high byte er value.	e of the 16-I	bit Timer 2.	In 8-bit



25.4. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T3SPLIT bit (TMR3CN.3) defines the Timer 3 operation mode. Timer 3 can also be used in Capture Mode to measure the LFO clock frequency.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. Note that the external oscillator source divided by 8 is synchronized with the system clock.

25.4.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TM3RLL) is loaded into the Timer 3 register as shown in Figure 25.4, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x000.



Figure 25.6. Timer 3 16-Bit Mode Block Diagram



25.4.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 25.5. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

T3MH	T3XCLK	TMR3H Clock Source				
0	0	SYSCLK / 12				
0	1	External Clock / 8				
1	Х	SYSCLK				

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 25.7. Timer 3 8-Bit Mode Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	_	R/W	Reset Value			
TF3H	TF3L	TF3LEN	TF3CEN	T3SPLIT	TR3		T3XCLK	00000000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
							SFR Address	:: 0x91			
	TE2U, Timor	2 Lliah Dut	o Ovorflow	Flog							
BIL 7.	Set by bardy	3 FIIGN BYL vare when t	he Timer 3	high byte o	verflows fro	m OvEE to (0x00 In 16	hit mode			
	this will occu	r when Tim	er 3 overflo	ws from 0xF	FFF to 0x0	000. When	the Timer 3	interrupt is			
	enabled, set	ting this bit	causes the	CPU to vec	tor to the T	imer 3 inter	rupt service	routine.			
	TF3H is not	TF3H is not automatically cleared by hardware and must be cleared by software.									
Bit 6:	TF3L: Timer	3 Low Byte	Overflow I	-lag							
	Set by hardv	vare when t	he Timer 3	low byte ov	erflows from	n 0xFF to 0	x00. When	this bit is			
	set, an interr	upt will be g	jenerated if	IFJLEN IS s regardless	set and Tin	ner 3 interru er 3 mode	ipts are ena This hit is n	bled. TF3L			
	ically cleared	d by hardwa	are.	siegarulese		er o moue.		or automat-			
Bit 5:	TF3LEN: Tir	ner 3 Low E	Svte Interrui	ot Enable							
	This bit enat	oles/disable	s Timer 3 L	ow Byte inte	errupts. If T	F3LEN is se	et and Time	r 3 inter-			
	rupts are ena	abled, an in	terrupt will	be generate	d when the	e low byte of	f Timer 3 ov	erflows.			
	This bit shou	Id be cleare	ed when op	erating Tim	er 3 in 16-b	it mode.					
	1: Timer 3 L	ow Byte inte	errupts disa	bled. bled							
Rit 4	TE3CEN: Tir	mer 3 Canti	ire Enable								
Ыι 4.	0: Timer 3 ca	apture mode	e disabled.								
	1: Timer 3 ca	apture mode	e enabled.	Capture the	LFO on ev	ery rising e	dge.				
Bit 3:	T3SPLIT: Tir	ner 3 Split N	Mode Enab	le							
	When this bi	t is set, Tim	er 3 operat	es as two 8	-bit timers v	with auto-re	load.				
	0: Timer 3 of	perates in 1	6-bit auto-r	eload mode	noro						
Dit 2.	TD2: Timor (Perales as i	wu o-uit au		ners.						
DIL Z.	This bit enab	oles/disable	oi s Timer 3 I	n 8-hit mod	e this bit e	nables/disal	hles TMR3F	l only:			
	TMR3L is al	ways enable	ed in this m	ode.				. eniy,			
	0: Timer 3 di	isabled.									
	1: Timer 3 ei	nabled.									
Bit 1:	Not impleme	ented									
Bit 0:	T3XCLK: Tir	ner 3 Exteri	nal Clock S	elect				1. 1. 1. 1.			
	I NIS DIT SEIE	cts the exte	rnal clock s illator clock		mer 3. IT I II	mer 3 is in 8	S-DIT MODE, T	nis dit er 3 Clock			
	Select bits (T3MH and T	3ML in red	ister CKCO	N) may still	be used to	select betw	een the			
	external cloc	k and the s	ystem cloc	k for either t	imer.						
	0: Timer 3 ex	xternal cloc	k selection	is the syste	m clock div	ided by 12.					
	1: Timer 3 ex	xternal cloc	k uses the o	clock define	d by the T3	RCLK bit.					

SFR Definition 25.13. TMR3CN: Timer 3 Control



SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0000000 Bit 5 Bit 7 Bit 6 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 SFR Address: 0x92 Bits 7–0: TMR3RLL: Timer 3 Reload Register Low Byte TMR3RLL holds the low byte of the reload value for Timer 3.

SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte



SFR Definition 25.16. TMR3L: Timer 3 Low Byte



SFR Definition 25.17. TMR3H: Timer 3 High Byte





Si8250/1/2

NOTES:



26. Programmable Counter Array (PCA0)

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) that is routed through the Crossbar to Port I/O when enabled. (See Section "21.1. Priority Crossbar Decoder" on page 203 for details on configuring the Crossbar.) The counter/timer is driven by a programmable timebase that can select between seven sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each of the three capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM. (Each mode is described in Section "26.1.1. Capture/Compare Modules" on page 269.) The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 26.1.

Important Note: The PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section **"26.2. Watchdog Timer Mode"** on page **276** for details.



Figure 26.1. PCA Block Diagram



26.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2–CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 26.1.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8*
*Note: Ext	ernal clock o	divided by 8	is synchronized with the system clock.

Table 26.1. PCA Timebase	Input Options
--------------------------	---------------

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.



Figure 26.2. PCA Module Block Diagram



26.1.1. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 26.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt.

Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 26.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator
X = Don'	t Care							

Table 26.2. PCA0CPM Register Settings for PCA Capture/Compare Modules



Si8250/1/2



Figure 26.3. PCA Interrupt Block Diagram

26.1.2. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.





Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.



26.1.3. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 26.5. PCA Software Timer Mode Diagram



26.1.4. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



Figure 26.6. PCA High-Speed Output Mode Diagram

Note: The initial state of the Toggle output is logic 1 and is initialized to this state when the module enters High Speed Output Mode.



26.1.5. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 26.1.

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Equation 26.1. Square Wave Frequency Output

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



Figure 26.7. PCA Frequency Output Mode



26.1.6. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPHn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 26.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 26.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

Equation 26.2. 8-Bit PWM Duty Cycle

Using Equation 26.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.







26.1.7. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 26.3.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$$

Equation 26.3. 16-Bit PWM Duty Cycle

Using Equation 26.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.



Figure 26.9. PCA 16-Bit PWM Mode



26.2. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software. With the WDTE bit set in the PCA0MD register, Module 2 operates as a watchdog timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.

26.2.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 2 is forced into software timer mode.
- Writes to the Module 2 mode register (PCA0CPM2) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH2 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH2. Upon a PCA0CPH2 write, PCA0H plus the offset held in PCA0CPL2 is loaded into PCA0CPH2 (See Figure 26.10).







Note that the 8-bit offset held in PCA0CPH2 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 26.4, where PCA0L is the value of the PCA0L register at the time of the update.

 $Offset = (256 \times PCA0CPL2) + (256 - PCA0L)$

Equation 26.4. Watchdog Timer Offset in PCA Clocks

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH2 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF2 flag (PCA0CN.2) while the WDT is enabled.



26.2.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a '0' to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL2 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to '1'.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit. The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL2 defaults to 0x00. Using Equation 26.4, this results in a WDT timeout interval of 3072 system clock cycles. Table 26.3 lists some example timeout intervals for typical system clocks.

System Clock (Hz)	PCA0CPL2	Timeout Interval (ms)
24,500,000	255	32.1
24,500,000	128	16.2
24,500,000	32	4.1
18,432,000	255	42.7
18,432,000	128	21.5
18,432,000	32	5.5
11,059,200	255	71.1
11,059,200	128	35.8
11,059,200	32	9.2
3,060,000	255	257
3,060,000	128	129.5
3,060,000	32	33.1
191,406 ²	255	4109
191,406 ²	128	2070
191,406 ²	32	530
32,000	255	24576
32,000	128	12384
32,000	32	3168
Notes:		
1. Assumes SYSCLK	/ 12 as the PCA cloc	k source, and a PCA0L
value of 0x00 at the	e update time.	

Table 26.3. Watchdog Timer Timeout Intervals¹

2. Internal oscillator reset frequency.



26.3. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

R/W	R/W		_		R/W	R/W	R/W	Reset Value
CF	CR				CCF2	CCF1	CCF0	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit Addressable
							SFR Address	: 0xD8
Bit 7:	CF: PCA Co Set by hardw counter/time the PCA inte be cleared b	unter/Time vare when t r overflow (rrupt servic y software.	r Overflow F the PCA co (CF) interru e routine. T	Flag unter/timer ot is enable his bit is no	overflows fr d, setting th t automatic	om 0xFFF iis bit cause ally cleared	to 0x0000. es the CPU by hardwa	When the to vector to re and must
Bit 6:	CR: PCA Co This bit enat 0: PCA coun 1: PCA coun	ounter/Time bles/disable ter/timer di ter/timer er	r Run Contres the PCA (sabled nabled	ol Counter/Tin	ner			
Bit 5–3:	Unused.							
Bit 2:	CCF2: PCA This bit is se enabled, set bit is not aut	Module 2 C t by hardwa ting this bit omatically c	Capture/Con are when a causes the cleared by h	npare Flag match or ca CPU to veo ardware ar	apture occu ctor to the F id must be o	rs. When th PCA interrup cleared by s	ie CCF2 in ot service r software.	terrupt is outine. This
Bit 1:	CCF1: PCA This bit is se enabled, set bit is not aut	Module 1 C t by hardwa ting this bit omatically c	Capture/Con are when a causes the cleared by h	npare Flag match or ca CPU to veo nardware ar	apture occu ctor to the F id must be a	rs. When th PCA interrup cleared by s	ie CCF1 in ot service r software.	terrupt is outine. This
Bit 0:	CCF0: PCA This bit is se enabled, set bit is not auto	Module 0 C t by hardwa ting this bit omatically o	Capture/Con are when a causes the cleared by h	npare Flag match or ca CPU to veo nardware ar	apture occu ctor to the F id must be o	rs. When th PCA interrup cleared by s	e CCF0 in ot service r software.	terrupt is outine. This

SFR Definition 26.1. PCA0CN: PCA Control



SFR Definition 26.2. PCA0MD: PCA0 Mode

R/W R/W R/W — R/W R/W R/W R/W Reset			Reset Value					
CIDL	WDTE	WDLCK	_	CPS2	CPS1	CPS0	ECF	01000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
							SFR Addres	s: 0xD9
Bit 7:	CIDL: PCA Specifies F 0: PCA cor 1: PCA ope	Counter/Tir CA behavio ntinues to fu eration is su	ner Idle Con r when CPU nction norma spended whi	trol is in Idle M Illy while the le the syste	ode. e system co m controlle	ontroller is ir r is in idle n	n idle mod	e.
Bit 6:	WDTE: Wa If this bit is 0: Watchdo 1: PCA Mo	atchdog Time set, PCA M og Timer disa odule 2 enab	er Enable odule 2 is us abled led as Watch	ed as the v ndog Timer.	vatchdog tir	ner.		
Bit 5:	WDLCK: W This bit loc Timer may 0: Watchdo 1: Watchdo	Vatchdog Tir ks/unlocks t not be disat og Timer Ena og Timer Ena	ner Lock he Watchdog bled until the able unlocke able locked.	g Timer Ena next systei d.	ible. When n reset.	WDLCK is a	set, the W	atchdog
Bit 4:	Unused.							
Bits 3–1:	CPS[2:0]: I PCA count	PCA Counte er.	r/Timer Puls	e Select. Tł	nese bits se	lect the tim	ebase sou	rce for the
	CPS2	CPS1 0	PS0		Т	imebase		
	0	0	0 Syst	em clock di	vided by 12			
	0	0	1 Syst	em clock di	vided by 4			
	0	1	0 Time	er 0 overflov	V			
	0	1	1 High divid	-to-low tran ed by 4)	sitions on E	ECI (max ra	te = syster	n clock
	1	0	0 Syst	em clock				
	1	0	1 Exte	rnal clock d	ivided by 8	k		
	1	1	0 Rese	erved				
	1	1	1 Rese	erved				
	*Note: Ext	ernal clock di	vided by 8 is s	synchronized	with the sys	tem clock.		
Bit O.		Countor/Tim			nable This	hit sats the	masking	
Dit U.	Counter/Ti	mer Overflo	w (CF) interr	upt.			maaning (
	0: Disable	the CF inter	rupt.	•				
	1: Enable a	a PCA Coun	ter/Timer Ov	erflow inter	rupt reques	t when CF	(PCA0CN	.7) is set.
Note: Wh co	nen the WD ntents of th	TE bit is se ne PCA0MD	t to '1', the l register, the	PCA0MD re e Watchdo	egister can g Timer mu	not be moo ust first be	dified. To disabled.	change the



SFR Definition 26.3. PCA0CPMn: PCA Capture/Compare Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 SFR Address:	Bit 0 PCA0CPM0 PCA0CPM1 PCA0CPM2	: 0xDA : 0xDB : 0xDC
Bit 7:	PWM16n: 16- This bit select 0: 8-bit PWM 1: 16-bit PWM	bit Pulse Wi s 16-bit moo selected. 1 selected.	dth Modulat de when Pul	ion Enable se Width Mo	odulation mc	ode is enable	ed (PWMn	= 1).
Bit 6:	ECOMn: Com This bit enable 0: Disabled. 1: Enabled.	parator Fun es/disables	ction Enable the compara	e itor function	for PCA mo	dule n.		
Bit 5:	CAPPn: Capte This bit enable 0: Disabled. 1: Enabled.	ure Positive es/disables	Function En	able edge captur	e for PCA m	nodule n.		
Bit 4:	CAPNn: Capt This bit enable 0: Disabled. 1: Enabled.	ure Negative es/disables	Function E the negative	nable edge captu	re for PCA r	module n.		
Bit 3:	MATn: Match This bit enable PCA counter to be set to log 0: Disabled. 1: Enabled.	Function Er es/disables with a modu gic 1.	iable the match fu le's capture/	nction for P compare re	CA module gister cause	n. When ena the CCFn b	abled, matc bit in PCA0I	hes of the MD register
Bit 2:	TOGn: Toggle This bit enable PCA counter toggle. If the F 0: Disabled. 1: Enabled.	Function E es/disables with a modu PWMn bit is	nable the toggle fu le's capture/ also set to lo	nction for P compare rep ogic 1, the n	CA module gister cause nodule opera	n. When ena the logic le ates in Freq	abled, matc vel on the 0 uency Outp	hes of the CEXn pin to ut Mode.
Bit 1:	PWMn: Pulse This bit enable modulated sig mode is used quency Outpu 0: Disabled. 1: Enabled.	Width Modu es/disables inal is outpu if PWM16n it Mode.	Ilation Mode the PWM fur t on the CE> is set to logi	Enable nction for PC Kn pin. 8-bit c 1. If the TC	CA module r PWM is use OGn bit is al	n. When ena ed if PWM16 so set, the r	bled, a puls in is cleared module ope	se width d; 16-bit rates in Fre-
Bit 0:	ECCFn: Capte This bit sets th 0: Disable CC 1: Enable a C	ure/Compar ne masking Fn interrupt apture/Com	e Flag Intern of the Captu s. pare Flag in	upt Enable ire/Compare terrupt requ	e Flag (CCFr est when CC	n) interrupt. CFn is set.		



SFR Definition 26.4. PCA0L: PCA Counter/Timer Low Byte



SFR Definition 26.5. PCA0H: PCA Counter/Timer High Byte



SFR Definition 26.6. PCA0CPLn: PCA Capture Module Low Byte



SFR Definition 26.7. PCA0CPHn: PCA Capture Module High Byte





27. C2 Interface

Si8250/1/2 devices include an on-chip Silicon Laboratories 2-Wire (C2) debug interface to allow Flash programming, boundary scan functions, and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

27.1. C2 Interface Registers

The following describes the C2 registers necessary to perform Flash programming and boundary scan functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
								00000000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	-	
Bits7–0:	The C2ADI C2 Data Re	D register is ad and Da	s accessed ta Write cc	l via the C2 ommands.	interface t	o select the	e target Da	ta register for	
	Description								
Address				Des	cription				
Address 0x00	Selects the	Device ID	register fo	Des r Data Rea	cription d instructio	ns (DEVIC	EID)		
Address 0x00 0x01	Selects the Selects the	Device ID Revision II	register for D register f	Des r Data Read for Data Re	cription d instructio ad instruct	ns (DEVIC ions (REVI	EID) D)		
Address 0x00 0x01 0x02	Selects the Selects the Selects the (FPCTL)	Device ID Revision II C2 Flash F	register for D register f Programmi	Des r Data Rea for Data Re ng Control	cription d instructio ad instruct register for	ns (DEVIC ions (REVI Data Read	EID) D) d/Write inst	tructions	
Address 0x00 0x01 0x02 0xB4	Selects the Selects the Selects the (FPCTL) Selects the	Device ID Revision II C2 Flash F C2 Flash F	register for D register f Programmi Programmi	Des r Data Rea for Data Re ng Control ng Data res	cription d instructio ad instruct register for gister for D	ns (DEVIC ions (REVI ⁻ Data Read ata Read/V	EID) D) d/Write inst Vrite instrue	tructions ctions (FPDAT)	

C2 Register Definition 27.1. C2ADD: C2 Address

C2 Register Definition 27.2. DEVICEID: C2 Device ID





C2 Register Definition 27.3. REVID: C2 Revision ID



C2 Register Definition 27.4. FPCTL: C2 Flash Programming Control



C2 Register Definition 27.5. FPDAT: C2 Flash Programming Data





27.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging, Flash programming, and boundary scan functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (RST) and C2D (P2.7) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 27.1.



Figure 27.1. Typical C2 Pin Sharing

The configuration in Figure 27.1 assumes the following:

- 1. The <u>user input</u> (b) cannot change state while the target device is halted.
- 2. The $\overline{\text{RST}}$ pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



DOCUMENT CHANGE LIST

Revision 0.3 to Revision 0.5

- Fixed numerous inconsistencies in all sections.
- Repaired most of the embedded figures in all sections.
- Repaired all SFR definitions for visual inconsistencies.
- Rewrote Section "11. Digital PWM (DPWM)" on page 111 to fix discrepancies and make it more user friendly.
- Rewrote Section "22. Oscillators" on page 213 to fix discrepancies and make it more user friendly.



NOTES:



CONTACT INFORMATION

Silicon Laboratories Inc.

4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: MCUinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

